## PHILIPS

Application book

Pis<br>Electronic<br>components<br>and materials

Industrial triacs and their applications


# Industrial triacs and their applications 



# Industrial triacs and their applications 

edited by H. Koppe<br>Elcoma Publications Department-Eindhoven

(C) N.V. Philips' Gloeilampenfabrieken, Eindhoven, The Netherlands February 1975

The publication of this document does not imply a licence under any patent

## Contents

1 Triac vs. Anti-parallel Thyristor Pair ..... 1
2 Build-up ..... 2
2.1 Basic Structure ..... 2
2.2 BTX94 and BTW34 Construction ..... 4
2.3 BTW43 Construction ..... 7
3 Characteristics and Ratings ..... 9
3.1 General ..... 9
3.2 Characteristics ..... 9
3.2.1 Static Current/Voltage Characteristic ..... 9
3.2.2 Thermal Resistance ..... 11
3.2.3 Voltage ..... 11
3.2.4 Current ..... 13
3.2.5 Power Dissipation ..... 13
3.3 Ratings ..... 14
3.3.1 Voltage ..... 14
3.3.2 Current ..... 15
4 Triggering ..... 19
4.1 Trigger Modes ..... 19
4.2 Gate Forward Characteristic ..... 23
4.3 Trigger Signal ..... 24
5 How to Obtain Reliable Turn-off ..... 27
5.1 Chokes Needed to "Soften" Commutation ..... 27
5.2 Formulae for Choke Calculation ..... 31
6 Voltage Transient Protection ..... 36
7 Overcurrent Protection ..... 38
7.1 Inrush Condition ..... 38
7.2 Short-circuit Condition ..... 38
8 Triac Choice and Heatsink Calculation ..... 41
8.1 Triac Choice ..... 41
8.2 Heatsink Calculation ..... 42
8.3 Diecast Heatsinks ..... 44
9 Applications ..... 45
9.1 General ..... 45
9.2 Solid-state Motor Switches ..... 50
9.2.1 Circuit Survey ..... 50
9.2.2 Single-phase Switch ..... 50
9.2.3 Three-phase Switch ..... 52
9.2.4 Three-phase Soft-start Switch ..... 55
9.2.5 Single/Three-phase Reversing Switch ..... 56
9.2.6 Three-phase Rapid-stop-and-reversing Switch ..... 61
9.2.7 Star/delta Switch ..... 65
9.2.8 Star/delta and Reversing Switch ..... 68
9.3 Solid-state Universal Switches ..... 71
9.3.1 Circuit Survey ..... 71
9.3.2 Single-phase Switches ..... 72
9.3.3 Single-phase Switch for Transformer Load ..... 85
9.3.4 Time-proportional Controllers for Resistive Load ..... 90
9.3.5 Single-phase Time-proportional Controller for Transformer Load ..... 97
9.3.6 Three-phase Time-proportional Controller ..... 99
9.3.7 Three-phase Time-proportional Controller for Transformer Load ..... 102
9.4 Solid-state Continuous Controllers ..... 107
9.4.1 Circuit Survey ..... 107
9.4.2 Single-phase Controller with Rectification ..... 107
9.4.3 Three-phase Controller ..... 110
9.4.4 2 kVA Traction Battery Charger ..... 114
Brief Triac Data ..... 121
Index ..... 122

## Acknowledgement

The material for this publication was contributed by:
C. H. J. Bergmans*
C. J. P. Cox*
A. Foster, Mullard Ltd
J. F. Gibbs**

Dr. Ing. H. Hintz, Valvo GmbH
N. Howarth, Mullard Ltd.
H. W. Lütjens, Valvo GmbH
E. B. G. Nijhof*
W. B. Rosink*
D. C. de Ruiter*
W. A. Schöls, Philips Nijmegen
W. Schütte, Valvo GmbH
B. G. Starr, Mullard Ltd.
G. J. Tobisch*
H.K.

[^0]
## Foreword

The past few years have seen unprecedented growth in semiconductor technology. Its frontiers have not only advanced but expanded so rapidly that systems and equipment design engineers have been increasingly hard put to keep up with developments that affect their own fields of interest. As this accelerating trend continues, one aspect of that technology which is sure to be in the forefront is the development and application of power control devices - especially fourlayer devices such as thyristors and triacs.

Thyristors are already well established. They have been extensively dealt with in the literature and most engineers are by now well acquainted with their use. Triacs, however, have not fared so well. The literature concerning them is scanty, and early disappointments, due either to shortcomings of the devices themselves or improper understanding of how to apply them, have made many prospective users shy of them. One aim of this book is to break down that barrier - an aim that is the more challenging in that the barrier is, admittedly, not without some historical basis. For all their promise, the first generation of triacs unquestionably left something to be desired, particularly as regards commutation behaviour and voltage capability.

But recent advances in semiconductor technology have now swept those limitations aside. Dramatic improvements in commutation behaviour enable the present generation of triacs to give completely reliable service in nearly all mains applications. Similar improvements in voltage capability make it possible to recommend many of them for use even on 380 V mains.

Circuit technology too has undergone comparable development. The circuits presented in this book enable the design engineer to take full advantage of what today's generation of triacs can do. Not only that, but by mastering the few simple principles that underly those circuits, he will also prepare himself to take similar advantage of the still more advanced devices that will emerge from the development laboratories in the years to come.
H. D. Gräve


Cut-away view of BTW34 Triac.
$1=$ double-bevel silicon crystal
$2=$ fatigue-free hard-solder connection
$3=$ molybdenum disc for thermal-expansion equalization
$4=$ gold-plated copper contact block (terminal 2)
$5=$ terminal 1 metallization
$6=$ coronet washer for thermal expansion equalization
$7=$ current collector ring
$8=$ terminal 1 connection
$9=$ terminal attachment for braiding
$10=$ gate metallization
$11=$ heat-resistant gate-lead insulation
$12=$ gate connection
$13=$ ceramic envelope

## 1 Triac vs. anti-parallel thyristor pair

The triac, passing current bidirectionally, is an a.c. power control device. Its control performance is that of a pair of thyristors in anti-parallel and the following comparisons can be made:

- the triac needs only one heatsink, but this must be large enough to remove the heat caused by the passage of current in both directions
- the triac constitutes a single element for a.c. power control
- the triac fuse arrangement is simpler (compare Fig. 1-1b with Fig. 1-1a)
- the triac has a single gate electrode and can be triggered by a positive or negative signal
- the triac trigger circuit must be designed with care: because the triac can conduct with either polarity of a.c. input voltage, unwanted conduction, i.e. loss of control, results when triggering lasts too long.
Table 1-1 shows the available triac types.


Fig.1-1 Fuse arrangement: (a) anti-parallel thyristors, (b) triacs.

Table 1-1 Available triac types

| series | current rating at $85^{\circ} \mathrm{C}$ <br> mounting-base temperature | repetitive peak voltage rating |
| :--- | :--- | :--- |
| BTW43 | 12 A r.m.s. | 600 V to 1200 V |
| BTX94 | 25 A r.m.s. | 400 V to 1200 V |
| BTW34 | 45 A r.m.s. | 600 V to 1600 V |

## 2 Build-up

### 2.1. Basic structure

A triac can be considered, in most respects, to be similar to an anti-parallel pair of thyristors, so the basic crystal structure without gate is as shown in Fig. 2-1. (The equivalent thyristor circuit is shown for comparison.) The lower metal plate covers the entire lower surface of the crystal but the upper plate covers only about half of the top surface (Fig. 2-2; crystal seen from above) to leave room for a gate electrode.

If a metal electrode is placed directly on the exposed portion of the upper p-region to form a gate, it becomes difficult to trigger the device because there is a low-resistance path between gate and upper electrode. For triggering to occur, the current $I_{\text {gate }}$ flowing along this path must be sufficient to develop the forward voltage (about $0,8 \mathrm{~V}$ ) required for current flow to the upper cathode. Such a gate current is prohibitively large.

However, by diffusing a further $n$ region into the $p$ region, as shown in Fig. 2-3, the gate can be so placed that the path of $I_{\text {gate }}$ is long enough for reasonable values of $I_{\text {gate }}$ to develop $0,8 \mathrm{~V}$ along it and thus bring about gate-to-cathode conduction. To allow positive and negative triggering in both quadrants (Section 3.2.1), the gate metallization is extended over the additional $n$ region. Fig. 2-4 shows one possible triac structure.


Fig. 2.1 Basic structure without gate.


Fig.2-2 Plan view showing almost untriggerable gate arrangement.


Fig.2-3 Triggerable gate arrangement.


Fig.2-4 Practical structure (square crystal).

### 2.2 BTX94 and BTW34 construction

The BTX94 and BTW34 have a double-bevel crystal allowing them to withstand up to 1200 V and 1600 V repetitive peak voltage, respectively. Their shorted-emitter structure gives two important advantages: (a) because of the more powerful gate drive required there is better immunity to interference, (b) $\mathrm{d} v / \mathrm{d} t$ capability (Section 3.2.3) is much increased.

Fig. 2-5 shows the crystal build-up. With main terminal 2 the more positive, conduction will be initiated in the gate/cathode area and the triac current after triggering will flow through layers $p_{2} n_{2} p_{1} n_{1}$ (right-hand crystal-half conducting). When the triac voltage reverses, main terminal 1 becomes the more positive; conduction will start again in the gate/cathode area, and, when triggering is completed, triac current will flow through layers $p_{1} n_{2} p_{2} n_{3}$ (left-hand crystalhalf conducting).

Fig. 2-6 is useful for investigating the turn-on behaviour of a triac with a so-called central gate. The central gate in a thyristor ensures a uniform spread of current over a large portion of the crystal area, so that a high turn-on $\mathrm{d} i / \mathrm{d} t$ causes no damage. Although the gate in the triac is geometrically central, it is eccentric to each of the crystal halves, which alternately conduct during successive half cyces. Fig. 2-7 shows the upper-anode configuration. The $p$ channel establishes direct contact of the gate metallization with the anode region. The restriction (gate resistance) between the $n$ regions ensures triggering at a moderate gate current - see Section 2.1. Triggering can occur with positive as well as negative gate drive.

With positive gate drive - Fig. $2-6 a$ - hole current is passed from the $p$ channel to the upper anode via the gate resistance; see arrows. When a sufficient voltage drop (about $0,8 \mathrm{~V}$ ) is developed across this resistance, the shaded part of the upper-cathode junction becomes forward biased and injects electrons, which triggers the device. The turn-on zone (shown shaded) is near the $p$ channel and will be wider when the $p$ channel is wedge-shaped, as in the case of the BTW34, thus improving the $\mathrm{d} I_{T} / \mathrm{d} t$-capability (Section 3.3 .2 ); see Fig. 2-6c.

With negative gate drive - Fig. 2-6b - the hole current through the gate resistance reverses, so that, when a sufficient bias is established, it is the gate region that conducts and injects electrons rather than the cathode. Since the gate resistance consists of two parallel sections joined near the $p$ channel


Fig.2-5 BTX94/BTW34 crystal structure (ratio of crystal thickness to diameter much exaggerated).


Fig.2-6 Triggering of triac with (a) gate positive, (b) gate negative, (c) gate positive and wedge-shaped $p$ channel.
(Fig. 2-7), electron injection, and thus triggering occurs at two points remote from the channel and shown shaded in Fig. 2-6b. The device geometry is such that a low gate current suffices for triggering and $\mathrm{d} v / \mathrm{d} t$ capability is good.

Fig. 2-8a illustrates the effect of the thyristor voltage assuming reverse-biasing polarity. Injected charge carriers are attracted back to the cathode, so that the charge is recovered and the thyristor turns off. In the triac - Fig. 2-8b - the charge can diffuse from the right-hand thyristor into the base region of the lefthand thyristor. When the triac voltage polarity reverses, some of this charge, as well as some of the charge from the perimeter of the right-hand thyristor, is attracted to the upper anode and can switch on the left-hand thyristor if the voltage rises rapidly. Loss of control will then result. By selecting an optimum geometry, reliable turn-off is obtained for up to $50 \mathrm{~A} / \mathrm{ms}$ decay rate of commutation current followed by max. $30 \mathrm{~V} / \mu \mathrm{s}$ rise rate of re-applied voltage. (Uncontrolled triac turn-on is discussed in Section 3.2.3.)


Fig.2-7 Upper-anode configuration ( $p_{1}$ region). Overall gate resistance is parallel combination of both gate resistors.


Fig.2-8 Movement of residual charge carriers in (a) thyristor (b) triac.

### 2.3 BTW43 construction

The BTW43 triac series has the same successful shorted-emitter structure. The crest working voltage rating of up to 800 V makes the BTW43 suitable for all mains-supplied control systems, and the repetitive peak rating of 1200 V ensures ample margin for voltage surges. Fig. 2-9 is a cross section of the unit.


Fig.2-9 BTW43 construction.

$2 \mathrm{kVA}, 12 \mathrm{~V}$ to 120 V traction battery charger.
Courtesy of Messrs. Eekels, Hoogezand, The Netherlands.


100-ton press driven by
variable-speed 10 h.p. motor, supplied from a three-phase 12 kVA inverter.

## 3 Characteristics and ratings

### 3.1 General

This Section explains characteristics and ratings that require special attention where triacs are concerned. Characteristics and ratings are expressed by the symbols designated in Table 3-1.

Table 3-1 Symbol letter designation code

| quantity symbol | 1st subscript | 2nd subscript |  | 3rd subscript |
| :---: | :---: | :---: | :---: | :---: |
| $I=$ current | $(B O)=$ breakover value | (AV) | $=$ average value | $M=$ peak |
| $P=$ power | $D=$ off-state | D | $=$ value that will | value |
| $\begin{aligned} & T=\text { temperature } \\ & V=\text { voltage } \end{aligned}$ | (forward <br> blocking) |  | not trigger any device | $(R M S)=$ root- |
|  | $F \quad=$ forward-biased | M | $=$ peak value | square |
|  | state (only for |  | $=$ repetitive value | value |
|  | gate) | ( RMS | $=$ root-mean- |  |
|  | $G \quad=$ gate |  | square value |  |
|  | $H=$ holding value | $S$ | $=$ non-repetitive |  |
|  | $j \quad=$ junction |  | (surge) value |  |
|  | $L \quad=$ latching value | $T$ | $=$ value that will |  |
|  | $R \quad=$ reverse-biased |  | trigger all |  |
|  | state (only for gate) | W | $\begin{aligned} & \text { devices } \\ = & \text { working value } \end{aligned}$ |  |
|  | $\begin{aligned} \text { stg }= & \text { storage condi- } \\ & \text { tion (non- } \\ & \text { operational) } \end{aligned}$ |  | (excluding repetitive and non-repetitive |  |
|  | $T \quad=$ on-state |  | transients) |  |

### 3.2 Characteristics

### 3.2.1 Static current/voltage charácteristic

Fig. 3-1 shows the current/voltage relationship and the symbol of the triac. The device has two main terminals: terminal 1 adjacent to the gate electrode, and terminal 2 on the other side of the crystal. Operation in quadrant 1 occurs
when main terminal 2 has the higher potential, and operation in quadrant 3 occurs when main terminal 1 has the higher potential. Note that operation is possible only in quadrants 1 and 3 . The single gate electrode controls the conduction in both directions, and triggering occurs with a gate signal of sufficient magnitude and of either polarity.

The triac characteristic is that of two thyristors in anti-parallel. Without a gate signal, the triac is in the off-state and a low current - leakage current flows through the device. With a gate signal, the triac voltage collapses (see dotted characteristics) and turn-on follows as soon as the triac current, flowing in either direction, exceeds the latching (pick-up) level $I_{L 1}$ or $I_{L 3}$. (The values of latching current occurring in quadrants 1 and 3 are not necessarily equal, they depend on the polarity of the gate signal.) The triac turns off when its current falls below the holding level $I_{H 1}$ or $I_{H 3}$ (lower than latching level), that is, the on-state characteristics terminate at the holding current value.


Fig.3-1 Static current/voltage characteristic and triac symbol. Dotted curves show the gradual collapse of triac voltage as a result of a positive or negative gate drive.
$V_{B O 1,3}=$ breakover voltages
$I_{B O, 13}=$ breakover currents
$I_{L 1,3}=$ latching currents
$I_{H 1,3}=$ holding currents.

The triac can also be made to turn on by excessive voltage between its main terminals. This phenomenon is called breakover. The voltages and currents at which breakover occurs are respectively labelled $V_{B O_{1}} V_{B O 3}$ and $I_{B O 1} I_{B O 3}$ in the diagram.

### 3.2.2 Thermal resistance ${ }^{1}$ )

$R_{t h j-m b}$ is the junction-to-mounting base or device thermal resistance. Because only half of the triac crystal conducts in the case of uni-directional operation (controlled rectification), the value of the device thermal resistance is twice that for bi-directional operation (a.c. power control). Normally, $R_{t h j-m b}$ is specified for uni-directional as well as bi-directional operation.
$Z_{t h j-m b}$ is the junction-to-mounting base thermal impedance. This quantity is of importance for pulsed loading (intermittent flow of load current). Fig. 3-2 shows the transient thermal impedance as a function of time. For a very short power pulse, $Z_{t h j-m b}$ is low, and the junction temperature of the triac therefore hardly rises. For a long pulse, $Z_{t h j-m b}$ approaches the static value $R_{t h j-m b}$. As in the case of thermal resistance, the transient thermal impedance for uni-directional operation is twice that for bi-directional operation.

### 3.2.3 Voltage

$\mathrm{d} V_{D} / \mathrm{d} t$ is the rise rate of voltage (either polarity) across the non-conducting device. When the voltage rise rate is high, uncontrolled turn-on can result. Distinction is made between $\mathrm{d} V_{D} / \mathrm{d} t$ applied to a device in the off-state (not conducting previously) and a turned-off device (conducting previously). The voltage ramp function applied to a device in the off-state causes the junction capacitance $C_{j}$ to be charged by a current equal to $C_{j}\left(\mathrm{~d} V_{D} / \mathrm{d} t\right)$. If the charge current is high enough, the triac is triggered into conduction. In a turned-off device, there are still charge carriers unrecombined after previous conduction. Their number is large if the decay rate of commutation current is high, and a small value of $\mathrm{d} V_{D} / \mathrm{d} t$ can then induce a high current in the triac. To prevent uncontrolled turn-on, the decay rate of commutation current and the rise rate of re-applied voltage must both be held below specified limits. Owing to the

[^1]

Fig.3-2 Transient thermal impedance of BTW34.


Fig.3-3 $\mathrm{d} V_{D} / \mathrm{d} t$ capability of BTW34 in the off-state.
presence of the charge carriers, the maximum non-triggering voltage rise rate is lower for a turned-off device than for a device in the off-state. For the BTW34 having $125^{\circ} \mathrm{C}$ junction temperature, the maximum non-triggering rise rate of off-state voltage is $200 \mathrm{~V} / \mu \mathrm{s}$ for any device; the maximum non-triggering rise rate of voltage re-applied after turn-off is $30 \mathrm{~V} / \mu \mathrm{s}$ for a $50 \mathrm{~A} / \mathrm{ms}$ current decay rate. The $\mathrm{d} V_{D} / \mathrm{d} t$ capability depends on the junction temperature - see Fig. 3-3.
$V_{G T},-V_{G T}$ are the minimum gate voltages for reliably triggering any device in the series. $V_{G T}$ refers to a signal that makes the gate positive with respect to terminal 1 and $-V_{\boldsymbol{G} T}$ refers to a signal that makes the gate negative with respect to terminal 1. Because the values of $V_{G T}$ and $-V_{G T}$ increase when the junction temperature falls, a lower junction temperature necessitates more powerful triggering.

### 3.2.4 Current

$I_{L}$ is the latching current, that is, the minimum current that will cause the device to conduct. Gate drive must be sustained until the triac current has reached this level, otherwise turn-off will occur. The expected maximum latching current is specified for a positive and a negative gate drive and for the first and third quadrant.
$I_{H}$ is the holding current. Conduction ceases if the triac current falls below this level. The expected maximum holding current (positive or negative gate drive) is specified for the first and third quadrants.
$I_{G T},-I_{G T}$ are the minimum gate currents that will reliably trigger any device in the series; $I_{G T}$ refers to the current fed into the gate, and $-I_{G T}$ to the current extracted from the gate. Because the values of $I_{G T}$ and $-I_{G T}$ increase when the junction temperature falls, a lower junction temperature necessitates more powerful triggering.

### 3.2.5 Power dissipation

Power dissipation is due to the on-state voltage loss, gate losses, leakage in the off-state and switching losses. The power dissipation is a function of r.m.s. onstate current and conduction angle. Fig. 3-4 is a plot of the expected maximum power dissipation $P$ versus r.m.s. current $I_{T(R M S)}$ (a.c. operation). The power dissipation raises the junction temperature; the right-hand section in the graph is used for calculating the heatsink thermal resistance required to limit the junction temperature to the rated value of $125^{\circ} \mathrm{C}$ (temperature of mounting base related to that of junction). Section 8.2 gives an example of calculation. Plots similar to Fig. 3-4 are published for half-wave operation.


Fig.3-4 Power dissipation in BTW34 for full-cycle 50 Hz operation.

### 3.3 Ratings

### 3.3.1 Voltage

The triac has no reverse voltage rating because it can conduct with either polarity of voltage applied. Like thyristors, triacs are classified according to their repetitive peak voltage rating.

### 3.3.2 Current

$I_{T(R M S) \max }$ (r.m.s. on-state current) refers to the r.m.s. value of a sinusoidal current under continuous load. Fig. 3-5 shows the BTW34 intermittent current rating for the mounting-base temperature $T_{m b}$ equal to $45^{\circ} \mathrm{C}$ or $85^{\circ} \mathrm{C}$. Fig. 3-6 gives the BTW34 inrush current rating, important for a motor or incandescent lamp load. The inrush current time function must lie below the illustrated plot. For instance, for $85^{\circ} \mathrm{C}$ mounting-base temperature, the firstcycle r.m.s. current may amount to 113 A , but at the end of the fifth cycle $(0,1 \mathrm{~s})$ it must have fallen to 82 A . The allowable steady-state r.m.s. current read from the plot is 45 A , quite in accordance with the continuous r.m.s. current rating. The plot is valid for a "cooled down" device (junction temperature $T_{j}$ equal to mounting-base temperature $T_{m b}$ ), that is, the current must not start to flow until a few seconds after previous conduction.


Fig.3-5 BTW34 current rating for intermittent loading. $\delta=$ duty cycle, $t_{p}=$ conduction period.


Fig.3-6 BTW34 inrush (starting) current rating for full-cycle, 50 Hz operation.
$I_{T S M \text { max }}$ (peak surge or non-repetitive peak on-state current) refers to the peak value of a semi-sinusoidal or sinusoidal overload current. The rating curve of Fig. 3-7 shows the allowed non-repetitive r.m.s. surge current $I_{T S(R M S)}$ integrated over one-half sinusoid of current. For a surge duration of less than 10 ms (operation from a 50 Hz mains), a single semi-sinusoid of current lasting less than one-half cycle is assumed to flow. For surge duration $t$ between 10 ms and 20 ms , an opposite half-sinusoid of current flowing through the other half of the triac crystal is added, but the overload on the crystal-half already in conduction does not change; consequently, that particular part of the overload rating curve is horizontal. For any surge duration longer than 10 ms , equal-amplitude current pulses are assumed - see inset. It should be noted that temporary loss of power control may occur after an overload. The non-repetitive rating is important for protection by means of fuses.

$\left(\mathrm{d} I_{T} / \mathrm{d} t\right)_{\text {max }}$ refers to the rise rate of on-state current. Because the current spreads with finite velocity from the gate area across the entire crystal cross section, hot spots would occur locally if the current rise rate were excessive. The $\mathrm{d} I_{T} / \mathrm{d} t$ rating is established for protection against this type of overload. The spreading velocity, and so the $\mathrm{d} I_{T} / \mathrm{d} t$ capability, increases with the rate of rise and the level of gate current; the $\mathrm{d} I_{T} / \mathrm{d} t$ rating is given for specified values of gate current $I_{G}$, on-state current $I_{T}$, and often rise rate of gate current. If the device is turned on by breakover, the permitted $\mathrm{d} I_{T} / \mathrm{d} t$ is generally lower.

Series chokes are usually needed to reduce the decay rate, $-\mathrm{d} I / \mathrm{d} t$, of the commutation current to a value allowing safe turn-off (see Section 3.2.3); this value is a few orders of magnitude smaller than the turn-on $\mathrm{d} I_{T} / \mathrm{d} t$ rating.


Fig.3-7 BTW34 non-repetitive current rating for sinusoidal, 50 Hz operation (equal sinusoids for any overload duration). $I_{T S M}=$ peak value allowed for semi-sinusoidal current lasting 10 ms .

## 4 Triggering

### 4.1 Trigger modes

The figures in this chapter illustrate the four trigger modes and show an appropriate cross section of the triac crystal (either through the $p$ region or the $n$ region of the gate). Reverse or forward bias at junctions is shown by the letters $R$ and $F$, and polarity of gate signals is shown by plus, or minus signs.

First quadrant, positive triggering (Fig. 4-1). The gate-cathode junction $p_{1} n_{3}$ is forward biased and electrons from $n_{3}$ are collected by the $n_{1}$ region. These lower the potential of the $n_{1}$ region thus providing more forward bias for the $p_{2} n_{1}$ junction. Holes from $p_{2}$ reach the $n_{1}$ region and are collected by $p_{1}$, and the triac switches on as a normal thyristor.


Fig.4-1 First-quadrant positive triggering.

First quadrant, negative triggering (Fig. 4-2). Forward bias is applied to the gate-cathode junction $p_{1} n_{4}$. Electrons from $n_{4}$ are collected by the $n_{1}$ region and lower the potential there. Thus, the $p_{2} n_{1}$ junction becomes more forward biased. Holes from $p_{2}$ reach the $n_{1}$ region and are collected by $p_{1}$. Junction $p_{1} n_{3}$ becomes forward biased and the triac switches on (as a thyristor with a junction gate).


Fig.4-2 First-quadrant negative triggering.

Third quadrant, positive triggering (Fig. 4-3). The gate-cathode junction $p_{1} n_{3}$ is forward biased. Electrons reach $n_{1}$, which becomes more negative. Hole current from to $p_{1}$ to $n_{1}$ increases and the holes in $n_{1}$ are collected by $p_{2}$; this hole flow causes $n_{2}$ to emit electrons ( $p_{2} n_{2}$ junction forward biased) and these are collected by $n_{1}$. Current flows down the left-hand side of the crystal, and, if sufficient current can flow in the main circuit, the right-hand side then switches on (triac switching on as a thyristor with a remote gate).


Fig.4-3 Third-quadrant positive triggering.

Third quadrant, negative triggering (Fig. 4-4). The gate-cathode junction $p_{1} n_{4}$ is forward biased and electrons reach $n_{1}$, lowering the potential there. The flow of holes from $p_{1}$ to $n_{1}$ increases and the holes in $n_{1}$ are collected by $p_{2}$. Electrons are emitted by $n_{2}$ as a result of the flow of holes and are collected by $n_{1}$. Current flows down the left-hand side of the crystal, and, if sufficient current can flow in the main circuit, the triac switches on (as a thyristor with a remote gate).


Fig.4-4 Third-quadrant negative triggering.

### 4.2 Gate forward characteristic

Fig. 4-5 illustrates the boundary curves of the spread in gate forward characteristic for the BTX94 ( $25^{\circ} \mathrm{C}$ junction temperature). The triac can be triggered by either a positive or a negative gate signal (polarity of gate signal referred to terminal 1). The areas of certain triggering (shown hatched) are given for both cases, i.e. $+I_{G}+V_{G}$ and $-I_{G}-V_{G}$, and for operation in the first quadrant ("terminal 2 positive") and in the third quadrant ("terminal 2 negative"). To ensure turn-on, operation must occur outside the areas of uncertain triggering.

It follows that triggering with a negative signal is preferable when the trigger power is limited. Another motive for favouring a negative signal is explained in Section 4.3.


Fig.4-5 BTX94 gate characteristics.

### 4.3 Trigger signal

Magnitude. This was discussed in the previous Section.


Fig.4-6 Gate coupling to (a)(b)(c) positive trigger source (d) negative trigger source.

Polarity. The gate can be driven by a positive or a negative signal. Fig. 4-6a illustrates the former case. With the main current flowing into terminal 1 (solid arrow in Fig. 4-6b), a parallel gate current can occur (see dashed arrow). The parallel gate current has two undesirable effects. Firstly, it can saturate the trigger transformer. Secondly, during turn-off the parallel current will cease fairly abruptly; the induced voltage spike (Fig. 4-6c) re-triggers the triac, and uncontrolled conduction results. These deficiencies are overcome by using a negative gate drive; see Fig. 4-6d. The BY206 blocks the parallel current. (The diode would, of course, pass any opposite parallel gate current, but this current cannot flow because, when the main current flows from terminal 2 to terminal 1 , there is a very high main path-to-gate path isolation resistance.)

Duration. Like thyristors, it is advantageous to trigger triacs with a pulsating signal. To ensure bi-directional conduction, even with a very inductive load, the trigger pulses must continue until the end of the half cycles. If single trigger pulses are used, one-way conduction (rectification) results when the trigger angle is smaller than the load phase angle. See Fig. 4-7, waveform $A$. The triac is triggered at times $t_{1} t_{3}$, and the pulses occurring at times $t_{2} t_{4}$ have no effect because the triac is still conducting. Thus, one-way current pulses flow saturating the load inductance. When using a trigger pulse train (waveform $B$ ), a sinusoidal current flows with a phase delay equal to that of the load phase angle, even if the trigger pulses start at zero degrees. A trigger source producing pulse trains that continue until the end of the half cycles will also cope with inrush conditions (Figs 4-8 and 4-9); single pulses cause rectification. The trigger pulse train must cease before the mains voltage passes through zero; otherwise the triac will continue to conduct (loss of control). It must be noted that a continuous pulse (so called d.c. triggering) causes more gate dissipation than a pulse train).


Fig.4-7 Rectification in a.c. controller; $\vartheta=$ trigger angle, $\varphi=$ load phase angle.



Fig.4-8 Inrush phenomenon in a.c. controller (zero trigger angle); for $\alpha_{1}$ see Fig.4-9.


Fig.4-9 First-pulse length $\alpha_{1}$ (Fig.4-8) vs. load phase angle $\varphi$.

## 5 How to obtain reliable turn-off

### 5.1 Chokes needed to "soften" commutation

Unlike the thyristor, the triac can conduct irrespective of the polarity of the applied voltage. That is, the triac experiences no circuit-imposed turn-off time allowing its recovery before voltage is re-applied. Triac-controlled circuits therefore require careful design.

Triac control of a transformer supplying an inductively-loaded diode bridge is notorious for the problems it can cause ${ }^{2}$ ). Fig. 5-1 shows the situation. The load inductance forces the rectifier diodes into conduction as soon as the instantaneous d.c. output voltage becomes negative. So the transformer secondary is shorted for some time after the zero transition of the mains voltage and a reversed voltage is applied to the triac, turning it off. Because of the transformer leakage inductance, the triac does not turn off immediately, but continues to conduct over what is called the commutation interval (see $i_{T}$-waveform). During this interval, a high decay rate, $(\mathrm{d} i / \mathrm{d} t)_{\text {com }}$, of current results for two reasons.


Fig.5-1 "Hard" commutation.


[^2]Firstly, the transformer leakage inductances is low. (This is necessary for minimum d.c. output voltage loss - see the hatched areas in the waveform for $v_{o}$.) Secondly, with an inductive rectifier load, a substantial current flows when commutation starts. Because the current decays rapidly, the peak reverse recovery current $\hat{I}_{R}$ is fairly large. At turn-off, $\hat{I}_{R}$ is abruptly transferred to the transient suppression elements $R$ and $C$, so the voltage suddenly rises to the level $I_{R} \times R$ ( $C$ uncharged initially). Owing to the high value of both $(\mathrm{d} i / \mathrm{d} t)_{\text {com }}$ and $(\mathrm{d} v / \mathrm{d} t)_{0}$, turn-on causing loss of control can ensue (see Section 3.2.3, " $\mathrm{d} V_{D} / \mathrm{d} t$ ").

A saturable choke in series with the transformer primary reduces $(\mathrm{d} i / \mathrm{d} t)_{c o m}$, thus preventing uncontrolled turn-on. See Fig. 5-2. Saturation must occur at a fraction of the rated load current so that there is little loss in the output voltage of the rectifier (hatched $v_{o}$-areas). Another advantage of the saturable choke is that it has little effect on the power factor. At low current, a high inductance is available that "softens" commutation. The choke delays the voltage rise so a quiescent period of a few tens of microseconds is interposed during which the triac can recover ${ }^{3}$ ). The inductance of the choke is calculated from the formulae in Section 5.2.

The decay rate of the commutation current depends on the mains frequency, d.c. output current, trigger angle, rectifier constant ${ }^{4}$ ) and transformer fractional reactance. The three-phase bridge has the lowest rectifier constant and causes the "hardest" commutation. Fig. 5-3a is the circuit, and Fig. 5-3b is a plot of the decay rate of commutation current $(\mathrm{d} i / \mathrm{d} t)_{c o m}$ versus total angle $\vartheta+\gamma_{c}$. For $0^{\circ}<\vartheta+\gamma_{c}<60^{\circ}$, current commutates between triacs and $(\mathrm{d} i / \mathrm{d} t)_{c o m}$ is part of a sine function. For $\vartheta+\gamma_{c}>60^{\circ}$, the d.c. output voltage becomes intermittent and the current is transferred from the triac in conduction to one pair of bridge diodes whenever the instantaneous bridge output voltage becomes zero. The instants of current transfer do not shift with the trigger angle, the

[^3]

Fig.5-2 Use of saturable choke to "soften" commutation.

a
Fig.5-3 Circuit causing the "hardest" commutation. $\vartheta=$ trigger angle, $\gamma_{c}=$ angle of commutation interval; (a) circuit diagram, (b) plot of commutation current decay rate.
commutation voltage remains the same and the function $(\mathrm{d} i / \mathrm{d} t)_{c o m} \mathrm{vs} . \vartheta+\gamma_{c}$ becomes a horizontal line: maximum $(\mathrm{d} i / \mathrm{d} t)_{c o m}$. Fig. 5-4 is a plot of the ratio of maximum $(\mathrm{d} i / \mathrm{d} t)_{c o m}$ to r.m.s. triac current $I_{T(R M S)}$ versus transformer fractional reactance $x$. Series inductance is generally required to reduce $(\mathrm{d} i / \mathrm{d} t)_{c o m}$ to an acceptable level - see Section 5.2.



Fig.5-4 $b=\max (\mathrm{d} i / \mathrm{d} t)_{c o m} / I_{T \backslash R M S}\left(\mathrm{~ms}^{-1}\right)$ vs. transformer fractional reactance $x$ for circuit shown in diagram.

### 5.2 Formulae for choke calculation

The inductance of the saturable series choke $L_{s}$ required for reliable turn-off is derived from the formulae given here for a few practical circuits. The nomenclature, together with the units recommended for ease of calculation, is:
$L_{s} \quad=$ inductance of series choke $(\mathrm{mH})$
$L_{t} \quad=$ total series inductance $(\mathrm{mH})$
$L_{\text {leak }} \quad=$ transformer leakage inductance $(\mathrm{mH})$
$L_{m} \quad=$ motor inductance $(\mathrm{mH})$
$L_{\text {add }} \quad=$ series inductance to be added $(\mathrm{mH})$
$\left(-\mathrm{d} I_{T} / \mathrm{d} t\right)_{\max }=$ recommended maximum decay rate of commutation current for ensuring reliable turn-off ( $\mathrm{mA} / \mathrm{s}$ )
$x \quad=$ transformer reactance (fractional)
$k V A_{\text {rated }}=$ transformer rating (kVA)
$\omega \quad=2 \pi \times$ mains frequency $(\mathrm{Hz})$
$V_{L L} \quad=$ r.m.s. line-line voltage ( V )


Fig.5-5 Three-phase controller with resistive load (star or delta).

Three-phase controller with resistive load (Fig. 5-5)

$$
\begin{equation*}
L_{s} \geqslant \frac{V_{L L}}{\left(-\mathrm{d} I_{T} / \mathrm{d} t\right)_{\max } \cdot V^{6}} . \tag{5-1}
\end{equation*}
$$

Three-phase controller with transformer and resistive load (Fig. 5-6)

$$
\begin{align*}
& L_{\text {leak }}=\frac{x V_{L L}^{2}}{\omega \cdot k V A_{\text {rated }}},  \tag{5-2}\\
& L_{t} \geqslant \frac{V_{L L}}{\left(-\mathrm{d} I_{T} / \mathrm{d} t\right)_{\max } \cdot 1 / 6}  \tag{5-3}\\
& L_{\text {add }}=L_{t}-L_{\text {leak }} \tag{5-4}
\end{align*}
$$

To prevent saturation of the transformer core, the transformer must be preloaded to about $10 \%$ of full load; this also eliminates the necessity for RC elements across the transformer primary windings to promote triac turn-on ${ }^{5}$ ).


Fig.5-6 Three-phase controller with transformer (star- or delta-connected) and resistive load.

Three-phase controller with transformer and inductively-loaded bridge rectifier (Fig. 5-7)

$$
\begin{equation*}
L_{l e a k}=\frac{x V_{L L}^{2}}{\omega \cdot k V A_{\text {roted }}} \tag{5-5}
\end{equation*}
$$

[^4]

Fig.5-7 Three-phase controller with transformer (star- or delta-connected) and inductively loaded bridge rectifier.

For triac-triac commutation $\left(0^{\circ}<\vartheta<60^{\circ}\right)$ :

$$
\begin{align*}
& L_{t 1} \geqslant \frac{3 V_{L L}}{\left(-\mathrm{d} I_{T} / \mathrm{d} t\right)_{\max } \cdot 2 \sqrt{6}}  \tag{5-6}\\
& L_{a d d 1}=L_{t 1}-L_{l e a k} \tag{5-7}
\end{align*}
$$

For triac-diode commutation $\left(\vartheta>60^{\circ}\right)$ :

$$
\begin{align*}
& L_{t 2} \geqslant \frac{\omega \cdot k V A_{\text {rated }}}{\left(-\mathrm{d} I_{T} / \mathrm{d} t\right)_{\max }^{2}}  \tag{5-8}\\
& L_{\text {add } 2}=L_{t 2}-L_{\text {leak }} \tag{5-9}
\end{align*}
$$

Use the larger of the two values calculated.
To prevent saturation of the transformer core, the rectifier must be pre-loaded to about $10 \%$ of full load; RC-elements across the transformer windings are omitted.

Three-phase motor load

$$
\begin{align*}
& L_{t} \geqslant \frac{V_{L L}}{\left(-\mathrm{d} I_{T} / \mathrm{d} t\right)_{\max } \cdot \sqrt{6}},  \tag{5-10}\\
& L_{a d d}=I_{t}-L_{m} . \tag{5-11}
\end{align*}
$$

Triac control is suitable for motors driving a load that is some exponential function of motor speed (fan, centrifugal pump, etc.). The d.c. control voltage is applied via an RC network, so that it can only change slowly and motor saturation is avoided.

## Calculation example

A 10 kVA three-phase transformer, with a fractional reactance of 0,06 , supplies a diode bridge; the phase-phase input voltage is $380 \mathrm{~V}, 50 \mathrm{~Hz}$. Calculate the inductance of the series chokes.
Eq. (5-5): $L_{\text {leat }}=\frac{0,06 \times 380^{2}}{314 \times 10}=2,75 \mathrm{mH}$.
The phase current at full output is:

$$
I_{L}=\frac{V A_{\text {rated }}}{V_{L L} / 3}=\frac{10000}{380 V^{/ 3}}=15,2 \mathrm{~A} .
$$

BTX94 triacs will suffice; the recommended value of $\left(-\mathrm{d} I_{T} / \mathrm{d} t\right)_{\max }$ is $50 \mathrm{~A} / \mathrm{ms}$.
Eq. (5-6): $L_{t 1} \geqslant \frac{3 \times 380}{50 \times 2 \gamma^{6}}=4,65 \mathrm{mH}$
Eq. (5-8): $L_{t 2} \geqslant \frac{314 \times 10}{50^{2}}=1,26 \mathrm{mH}$
The larger value must be taken, so the inductance of the series chokes is calculated from eq. (5-7):

$$
L_{a d d}=4,65-2,75=1,9 \mathrm{mH}
$$



The triac family. From left to right: BTW 34, BTX 94, BTW 43.

## 6 Voltage transient protection

Transients on the mains voltage cause undesirable triggering when the breakover voltage or the recommended maximum rate of voltage rise is exceeded. With an incandescent lamp or motor load the resulting inrush current can be dangerous.

Transients originate from lightning flashes, switching in adjacent circuitry, etc. or they can be caused by the contactor, which is included in the triac controller itself for safe isolation. When the contactor closes, the triac voltage can rise at a rate of $1000 \mathrm{~V} / \mu \mathrm{s}$ ! Transients can be suppressed by an $L C$ input filter, diode clippers, surge arresting diodes, voltage dependent resistors, etc.

The circuits of Figs 6-1 and 6-2 (compare with Table 6-1) use a diode bridge for transient clipping. When a transient occurs, the diodes conduct and the transient energy is stored in the polarized capacitor; the 10 nF by-pass capacitor handles high-frequency components in the transient. Resistor $R_{1}$ limits the capacitor charge current to a value less than the repetitive current rating.

Tabel 6-1 Suggested components for transient suppression; available type numbers specified in last column.

| fig. | component | specification | type number |
| :---: | :---: | :---: | :---: |
| 6-1 | $R_{1}$ | $10 \Omega, 2 \mathrm{~W}, 10 \%$ | 232221513109 |
|  | $R_{2}$ | $27 \mathrm{k} \Omega, 4 \mathrm{~W}, 10 \%$ | 232233032273 |
|  | $R_{3}$ | $33 \Omega, 2 \mathrm{~W}, 10 \%$ | 232221513339 |
|  | $C_{1}$ | $5 \mu \mathrm{~F}, 350 \mathrm{~V}$ d.c., $-10 \% /+30 \%$ | 222204015508 |
|  | $C_{2}$ | $10 \mathrm{nF}, 400 \mathrm{~V}, 20 \%$ | 222234158103 |
|  | $C_{3}$ | 0,15 $\mu \mathrm{F}, 1000 \mathrm{~V}, 20 \%$ | 222234170154 |
|  | $L_{1}$ | see Section 5.2 |  |
|  | $D_{1}$ to $D_{4}$ |  | BYX45-800R |
| 6-2 | $R_{1}$ | $22 \Omega, 4 \mathrm{~W}, 10 \%$ | 232232536229 |
|  | $R_{2 a}=R_{2 b}$ | $18 \mathrm{k} \Omega, 4 \mathrm{~W}, 10 \%$ | 232233032183 |
|  | $R_{3}{ }^{\text {a }}$ | $33 \Omega, 2 \mathrm{~W}, 10 \%$ | 232221513339 |
|  | $C_{1 a}=C_{1 b}$ | $20 \mu \mathrm{~F}, 350 \mathrm{~V}$ d.c., $-10 \% /+30 \%$ | 222204015209 |
|  | $C_{2}{ }^{\text {a }}$ | $10 \mathrm{nF}, 1000 \mathrm{~V}, 20 \%$ | 222234170103 |
|  | $\mathrm{C}_{3}$ | 0,15 $\mu \mathrm{F}, 1000 \mathrm{~V}, 20 \%$ | 222234170154 |
|  | $L_{1}$ | see Section 5.2 |  |
|  | $D_{1}$ to $D_{6}$ |  | BYX45-1000R |



Fig.6-1 Single-phase transient suppression scheme (see Table 6-1) using transient clipper.


Fig.6-2 Three-phase transient suppression scheme (see Table 6-1) using transient clipper.

## 7 Overcurrent protection

Like all other semiconductor devices, triacs have an infinite life if they are used within their ratings. However, they rapidly overheat when passing excessive current because the thermal capacitance of their junction is small. Overcurrent protective devices (circuit breakers, fuses) must, therefore, be fast-acting.

### 7.1 Inrush condition

Motor, incandescent lamp or transformer loads give rise to an inrush condition. Lamp and motor inrush currents are avoided by starting the control at a large trigger angle. Transformer inrush currents are avoided by adjusting the initial trigger angle to a value roughly equal to the load phase angle. Smaller and larger trigger angles cause inrush effects. No damage occurs when the inrush current time function is below the inrush current rating curve (Section 3.3.2). Circuits catering for a transformer load are presented in Section 9.3.

Turn-on $\mathrm{d} i / \mathrm{d} t$ under inrush condition seldom exceeds the rated level. For instance, a 220 V a.c. supply with $20 \mu \mathrm{H}$ source inductance causes a maximum $\mathrm{d} i / \mathrm{d} t$ of $(220 / 2) / 20=16 \mathrm{~A} / \mu \mathrm{s}(50 \mathrm{~A} / \mu \mathrm{s}$ rating). Chokes to soften commutation should preferably be saturable so as to maintain regulation and avoid deterioration of the power factor; because their impedance reduces at low current, they have very little effect on the inrush current.

### 7.2 Short-circuit condition

Fuses for protecting triacs should be fast acting, and the amount of fuse $I^{2} t$ to clear the circuit must be less than the $I^{2} t$ rating of the triac. Because the fuses open the circuit rapidly, they have a current limiting action in the event of a short-circuit - see Fig. 7-1 ${ }^{6}$ ). High-voltage fuses exhibit low clearing $I^{2} t$ but the fuse arc voltage will be dangerous unless triacs with a sufficiently high voltage rating are used.

[^5]

Fig.7-1 Action of a rapid fuse. Upper curve shows fuse current and lower curve fuse voltage; areas $A$ and $B$ are equal.

Fuses suitable for the BTW43, BTX94 and BTW34 are listed in Table 7-1. The table shows that higher-voltage fuses may require current derating; for instance, the NGH00 uFF63, intended for use with up to 240 V a.c. input, allows the BTW34 to operate at its full current rating ( 45 A or 55 A ) but for the NGH00 uFF40, intended for use with an a.c. input that may exceed 240 V , the load current must be restricted to 40 A .
Table 7-1 Fast acting fuses for triac protection

| triac | $V_{r m s}^{\max }{ }^{\text {a }}$ ) | fuse | $\begin{aligned} & \rightarrow \text { Amp trap } \\ & \text { form } 101 \end{aligned}$ | Bogenschütz | English Electric | Ferraz | Jean Müller |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $I_{\text {max }}{ }^{\text {b }}$ | $\rightarrow 200 \mathrm{kA}$ | 150 kA | 110 kA | 100 kA | 100 kA |
| BTW43 | 240 |  | A $25 \times 10$ | - | GSG 1000/16 | 621 CP URE 14-12 | M00 üF2 10 |
|  | 380 |  | A $60 \times 20$ | - | GSG 1000/16 ${ }^{\text {c }}$ ) | 621 CP URE 14-10 | M00 üF2 10 |
|  | 415 |  | A60 $\times 20$ | - | - | 621 CP URE 14-10 | M00 üF2 10 |
| BTX94 | 240 |  | A $25 \times 30$ | NHG00 uFF40 | GSG 1000/35 | 621 CP YRE 14-32 | N00 üF2 36 |
|  |  |  | A70P40 ${ }^{\text {d }}$ ) |  |  |  |  |
|  | 415 |  | A $60 \times 30$ | NHG00 uFF32 | GSG 1000/30 | 621 CP URE 14-25 | M00 ${ }^{\text {uFF2 }} 25$ |
| BTW34 | 220 |  | A $25 \times 40$ | NGH00 uFF63 | GSG 1000/55 | 621 CP URE 22-50 | M00 $̈$ F2 50 |
|  |  |  | A $70 \mathrm{P} 70^{\text {d }}$ ) |  |  |  |  |
|  | 240 |  | A $25 \times 40$ | NHG00 uFF63 | GSG 1000/55 | 621 CP URE 22-50 | M00 $\mathrm{u} F 236$ |
|  |  |  | A70P70 ${ }^{\text {d }}$ ) |  |  |  |  |
|  | 415 |  | $\mathrm{A} 60 \times 30$ | NHG00 uFF50 | GSG 1000/40 | 621 CP URE 14-40 | M00 $̈$ F2 36 |
|  |  |  | A70P50 A $60 \times 30$ |  | GSG 1000/45 GSG $1000 / 35$ |  | M00 ${ }^{\text {üF2 }} 36$ |
|  | 500 |  | $\begin{aligned} & \text { A } 60 \times 30 \\ & \text { A } 70 P 50^{d} \text { ) } \end{aligned}$ | NHG00 uFF40 | $\begin{aligned} & \text { GSG } 1000 / 35 \\ & \text { GSG } 1000 / 40^{\mathrm{f}} \text { ) } \end{aligned}$ | 621 CP URE 14-32 | M00 ÜF2 36 |

[^6]
## 8 Triac choice and heatsink calculation

### 8.1 Triac choice

The choice of the triac depends on:

1. a.c. input voltage
2. nominal load current
3. inrush current
4. cooling.
5. To allow for transients, the triac voltage classification (repetitive peak rating) is taken to be about three times the r.m.s. input voltage. Transient suppression is still necessary, but the size of the required transient suppression elements (Chapter 6) is moderate.
6. The r.m.s. current rating must be at least equal to the maximum load current.
7. Inrush currents occur when the load is a motor, a transformer or an incandescent lamp. It is generally safe to use a triac the r.m.s. current rating of which is $50 \%$ to $100 \%$ higher than the nominal load current. The lamp or transformer inrush current can be 10 to 15 times the nominal load current. In most cases the repetitive current rating can be chosen to accord with the inrush current because the inrush condition lasts for only a few cycles. Always check the inrush current with the inrush current rating curve (Section 3.3.2). Section 7.1 discusses how inrush currents can be avoided.
8. The cooling method (free convection, forced-air cooling, water cooling) determines the loading capability of the triac.

### 8.2 Heatsink calculation

The heat generated in a triac must be transferred to the surrounding air at a sufficient rate to prevent overheating of the junction. This can be achieved by mounting the triac on a heatsink; the thermal resistance between the junction and ambient is much too high to cause significant cooling. Fig. 8-1 is a simplified heat flow diagram for the triac mounted on a heatsink. The temperature difference $T_{j}-T_{a m b}$ is the thermal e.m.f. driving the heat $P$ generated in the junction area through the chain of thermal resistances. Applying Ohm's law, the required heatsink thermal resistance follows from:


Fig.8-1 Simplified heat flow diagram.
$T_{h} \quad=$ heatsink temperature
$R_{t h n-a}=$ heatsink thermal resistance
$T_{a m b}=$ ambient temperature.

$$
R_{t h h-a} \leqslant \frac{T_{j \max }-T_{a m b}}{P}-\left(R_{t h j-m b}+R_{t h m b-h}\right)
$$

where: $T_{j \max }=$ rated junction temperature $\left(125^{\circ} \mathrm{C}\right)$
$T_{a m b}=$ ambient temperature
$P \quad=$ power dissipated in the device
$R_{t h j-m b}$ is defined in Section 3.2.2
$R_{t h m b-h}$ is the mounting base-to-heatsink thermal resistance
( $0,2^{\circ} \mathrm{C} / \mathrm{W}$ to $0,5^{\circ} \mathrm{C} / \mathrm{W}$ ).

## Calculation example

A triac must control 25 A motor current at $35^{\circ} \mathrm{C}$ ambient temperature. Select a triac and calculate its heatsink.

According to Section 8.1, the triac r.m.s. current rating must be twice the nominal motor current, so the BTW34 (55 A r.m.s. current rating) can be used. For BTW34: $T_{j \max }=125^{\circ} \mathrm{C} . R_{t h}{ }_{j-m b}=0,6^{\circ} \mathrm{C} / \mathrm{W}$ (full-wave operation), $R_{t h m b-h}=0,2^{\circ} \mathrm{C} / \mathrm{W}$. Consulting Fig. 8-2: $P=32 \mathrm{~W}$ at $I_{T(R M S)}=25 \mathrm{~A}$. For $T_{a m b}=35^{\circ} \mathrm{C}$ from the equation given above:

$$
R_{t h-a} \leqslant \frac{125-35}{32}-(0,6+0,2)=2,0^{\circ} \mathrm{C} / \mathrm{W} .
$$

From Fig. 8-2, by drawing lines shown dotted, we find: $R_{t h m b-a} \approx 2,2^{\circ} \mathrm{C} / \mathrm{W}$. Whence: $R_{t h n-a}=R_{t h m b-a}-R_{t h m b-h} \approx 2,2-0,2=2,0^{\circ} \mathrm{C} / \mathrm{W}$, which is the value found above. Entering $R_{t h-a}=2,0^{\circ} \mathrm{C} / \mathrm{W}$ into the 56290 extruded heatsink plot of Fig. 8-3, we read for $P=31,5 \mathrm{~W}$ and free convection: heatsink length $=7,5 \mathrm{~cm}$.


Fig.8-2 Use of BTW34 power dissipation curves; compare with Fig.3-4.


Fig.8-3 Plot of 56290 blackened aluminium heatsink extrusion.

### 8.3 Diecast heatsinks

Diecast heatsinks are readily available and provide efficient cooling. Those in Table 8-1 ensure thermal stability ${ }^{7}$ ). (For bi-directional operation, the maximum thermal resistance allowed between junction and ambient is $6^{\circ} \mathrm{C} / \mathrm{W}, 3,5^{\circ} \mathrm{C} / \mathrm{W}$ and $2{ }^{\circ} \mathrm{C} / \mathrm{W}$ for BTW43, BTX94 and BTW34, respectively.) The stated current values must not be exceeded at the highest expected a.c. input voltage.

Table 8-1 Triacs and associated diecast heatsinks.

| triac | diecast <br> heatsink | allowed r.m.s. current for free convection with ambient <br> temperature of : <br> $35^{\circ} \mathrm{C}$ | $45^{\circ} \mathrm{C}$ |
| :--- | :--- | :--- | :---: |
| BTW43 | 56348 | 10 A | 9 A |
| BTX94 | 56278 | 23 A | 20 A |
| BTW34 | 56314 | 33 A | 30 A |
| BTW34 | 56318 | 42 A | 38 A |

[^7]
## 9 Applications

### 9.1 General

Triacs are used in:

- on/off switches
- time-proportional controllers
- continuous controllers.

Several examples of these circuits are treated in this Section and a few general notes are important here.
On/off switches. Whereas in an asynchronous switch the triac is randomly triggered, triggering in a synchronous switch is made to coincide with the zero cross-over points of the mains voltage. This results in:

- slightly higher circuit complexity because synchronization must be included
- better power factor (equal to that of the load) because of sinusoidal current
- reduced r.f.i. because during turn-on there is no step rise in triac current or an abrupt drop of triac voltage.
- high inrush current in the case of an iron-cored load
- low turn-on $\mathrm{d} i / \mathrm{d} t$
- to obtain reliable triac switch-on under inductive load, the trigger pulses must be maintained during $100 \mu \mathrm{~s}$ to $200 \mu \mathrm{~s}$ minimum; this time is needed for the triac current to reach latching level as the device must start to conduct at a very low instantaneous mains voltage.

Compared with contactors, triac switches have an infinite life (when used within their ratings) and do not require provision for operation in explosive atmospheres. Unlike a contactor, a triac switch can easily be made to operate synchroneously. Soft start (no inrush effect) is simply obtained by initially using an increased trigger angle; this is of importance for weaving machines to prevent breaking of delicate yarns. Short-circuit currents are rapidly interrupted (within 10 ms as against 30 ms for a contactor). Disadvantages of triacs are: the triac/heatsink combination takes more space; the triac/heatsink/trigger circuit is more expensive; triac losses are higher (but still below $1 \%$ of full output power).

There are single-phase and three-phase switches; the single-phase types are limited in power because of unbalanced loading of the mains.

Sections 9.2 and 9.3 discuss circuits of on/off switches.

Time-proportional controllers. Fig. 9-1 shows the principle of time-proportional control. It is on/off control with a fixed repetition period $t_{o}$; the triac is triggered synchronously to reduce r.f.i. and turn-on $\mathrm{d} i / \mathrm{d} t$, and to obtain the best power factor (sinusoidal load current). The average power in the load is proportional to $t_{o n} / t_{o}$ (linear behaviour) and stepless variation occurs by changing $t_{o n}$, the conduction time of the triac: quasi-proportional control. Time-proportional control is mostly used to control temperature, and period $t_{o}$ is adjusted to suit the controlled process: there is no temperature ripple when $t_{o}$ is made much smaller than the thermal time constant.

Triac switching rates must, if possible, be outside the $0,1 \mathrm{~Hz}$ to 30 Hz range to avoid irritation to the eye caused by light flicker where weak mains supplies are concerned.

Examples of time-proportional control are given in an earlier publication ${ }^{8}$ ) and in Section 9.3.


Fig.9-1 Time-proportional control principle.

Continuous controllers (as distinct from on/off controllers). There are singlephase and three-phase controllers. Three-phase controllers may be half-controlled (i.e. diode and thyristor in anti-parallel in each phase) or full-controlled (i.e. two thyristors in anti-parallel or one triac in each phase). Full-controlled controllers require more careful design of the trigger circuit, but their symmetrical output has a lower harmonic content because there are no even harmonics; this means less dissipation in motor control as clearly illustrated by Fig. 9-2. Another advantage over half-controlled controllers is that saturation

[^8]of an inductive load is more easily avoided. It is sufficient that the trigger angles for the positive and negative half cycles be matched to within a few degrees for each phase; different trigger angles in different phases (and equally different phase voltages) do not produce a d.c. component in the load.

Because in a full-controlled controller two triacs turn on simultaneously, conduction can only ensue when the trigger pulses fed to all gates coincide; a central trigger pulse generator is, therefore, essential. A.C. controllers are now frequently used for motor control ${ }^{8}$ ).


Fig.9-2 Motor loss (kW) vs. torque (kgm) for triac controller (----) and thyristor/diode controller (-). Three-phase, 5 h.p., 1500 r.p.m. motor.

Note 1. Switchable powers depend on the allowed triac current - see Table 8-1. For a motor load the current must be taken as half the tabulated value because of the inrush effect.
Note 2. Controlled load current must exceed specified latching current, otherwise the triac may not stay in conduction. This condition determines minimum controllable power ( 50 W at 240 V for BTW43).
Note 3. Gate leads must be twisted to prevent spurious triggering by interference; spurious triggering would cause a short-circuit in motor reversing switches.
Note 4. A $0,1 \mu \mathrm{~F}, 1000 \mathrm{~V}$ d.c. capacitor and a $33 \Omega, 2 \mathrm{~W}$ resistor are connected in series across each triac to reduce transients.

[^9]

Kooylust" farm uses conditioned pigsties (controlled temperature, humidity and light) to breed strong and healthy pigs.



In the pink of condition thanks to triac-controlled heating and ventilating system. Courtesy of Messrs. Mitra, Waarder, The Netherlands.


### 9.2 Solid-state motor switches

### 9.2.1 Circuit survey

The switches presented here are suitable for squirrel-cage motors. Some are reversing and, where motor inrush currents are intolerable, the solid-state star/delta switches are useful; in all circuits, the star-position time is adjustable to suit the particular application. All three-phase switches cater for both starconnected and delta-connected loads. The motor load must be shunted by an $R C$-network to promote triac turn-on - Fig. 9-5 in Section 9.2.3 gives the necessary particulars. Table 9-1 lists the circuits discussed.

Tabel 9-1 Solid-state motor switches

| section | circuit | features | number of triacs used |
| :---: | :---: | :---: | :---: |
| 9.2.2 | single-phase switch | asynchronous | 1 |
| 9.2.3 | three-phase switch | asynchronous | 2 |
| 9.2.4 | three-phase soft-start switch | starting torque adjustable to limit inrush current or prevent damage to sensitive load | 1 |
| 9.2.5 | single/three-phase reversing switch | asynchronous | 2/4 |
| 9.2.6 | three-phase rapid-stop-and-reversing switch | asynchronous rapid stop and reversing by "plugging" | 4 |
| 9.2.7 | star/delta | "star position" obtained through phase control (reduced motor voltage) | 3 |
| 9.2.8 | star/delta and reversing switch | asynchronous | 11 |

### 9.2.2 Single-Phase switch ${ }^{9}$ )

The circuit of Fig. 9-3 is asynchronous because triac $T H_{1}$ is triggered as soon as $S_{1}$ closes. The UPA61 trigger pulse generator functions as follows. Capacitor $C_{1}$ charges on closure of $S_{1}$ until Schmitt trigger ST trips on; inverting

[^10]amplifier $A_{1}$ saturates and $C_{1}$ discharges rapidly through regenerative feedback path $D_{1} R_{2}$. Discharging stops when ST trips off because then $A_{1}$ no longer conducts; $C_{1}$ charges again to repeat the process. The $10 \mathrm{kHz}, 10 \mu \mathrm{~s}$ wide trigger pulses are coupled to the triac gate via a TT61 trigger transformer.

Variants of the circuit are a switch or the output of a $60-$ or 61 -series circuit module in parallel with $C_{1}$ (pins 14/17 connected direct to +12 V ). Also, pins $14 / 17$ of the UPA61 can be connected to a NOR gate of the $60-$ or 61 -series for logic control ( $S_{1}$ omitted). In all cases, trigger pulses only occur when $C_{1}$ can charge.

The wiring diagram is given in Fig. 9-4.


Fig.9-3 Single-phase asynchronous switch.


Fig.9-4 Wiring diagram of single-phase asynchronous switch.

### 9.2.3 Three-Phase switch

The three-phase switch, Figs 9-5 and 9-6, is very simple. The 40 kHz trigger pulse source functions as described in the previous Section; pulse inversion is required because the pulse amplifier must deliver negative-going output pulses. With $S_{1}$ closed, $C_{2}$ cannot charge, the pulse generator is inhibited, and so $T H_{1} T H_{2}$ do not conduct. A logic output can replace $S_{1}$. Because the load is a motor, components $R$ and $C$ in Fig. 9-5 are recommended for promoting triac turn-on.


Fig.9-5 Power circuit of three-phase switch $R=22 \Omega, 9,5 \mathrm{~W}, 232232517229$ $C=1,5 \mu \mathrm{~F}, 220 \mathrm{~V}$ a.c., 222232650155.

Fig.9-6 Circuit diagram of three-phase switch.
$U_{1 a, b}=\mathrm{FZH} 241 / 2$.AST30, $U_{2}=2$ LRD30.


### 9.2.4 Three-Phase soft-start switch ${ }^{10}$ )

The circuit in Fig. 9-7 provides "soft" motor speed run-up by delayed triggering of a triac connected in one of the phase leads. The advantage is that the circuit is simple, but the motor dissipation increases because the uncontrolled windings have to carry inrush current over a prolonged run-up period.

The trigger angle of $T H_{1}$ depends on the instantaneous value of $V_{\text {contr }}$. Lockout excludes spurious triggering, that is, the TCA280A is inhibited until its d.c. voltage has reached the steady-state level. After closure of motor switch S, while the +14 V TCA280A supply is still below steady-state level and $D_{5}$ is not conducting, $T R_{3}$ is off and $T R_{2}$ on. With pins $2 / 6$ at low potential (because $D_{4}$ and $T R_{2}$ conduct), and pin 5 at high potential (because $T R_{1}$ conducts), the TCA280A cannot produce trigger pulses. When the +14 V supply has reached its steady-state level, $D_{5}$ avalanches, $T R_{3}$ switches on and $T R_{2}$ switches off, diode $D_{2}$ becomes reverse-biased and $C_{5}$ can charge. When $C_{5}$ has charged to a predetermined level, $T R_{1}$ switches off. Thus, the time function of $V_{\text {contr }}$ is according to Fig. 9-8. Initially, $V_{\text {contr }}$ is high because $C_{6}$ and $C_{7}$ are uncharged.

Adjustment (Fig. 9-7):

1. Set the starting torque with $R_{12}$ (higher $R_{12}$ resistance lowers the starting torque).
2. Adjust $R_{11}$ so that, during run-up, motor current remains approximately equal to the initial value (observe with oscilloscope). Check with triac inrush current rating; if necessary increase, the resistance of $R_{11}$ and $R_{12}$.
[^11]Fig. 9-8 shows also the sawtooth voltage across $C_{2}$ which is used for phase control ${ }^{11}$ ). The triac trigger angle during run-up, and so the inrush current in the controlled phase, is set with $R_{12}$. The run-up time depends on the charging rate of $C_{5}$ and is adjusted with $R_{11}$. Because $V_{\text {contr }}$ is initially high, a gradual build-up of the starting torque is ensured.


Fig.9-8 Waveforms of soft-start switch; lower waveforms on expanded scale: $\vartheta$ is the triac trigger angle and $\varphi_{L}$ is the load phase angle.

### 9.2.5 Single/three-Phase reversing switch

Figs 9-9, 9-10 and 9-11 show a circuit suitable for reversing a single- or threephase motor. It was originally designed to steer a computer-controlled telescope drive but it also provides manual control. The circuit uses TTL silicon monolithic integrated-circuits from the FJ series for logic operations and for interfacing with the UPA61 high-power trigger sources; $10 \mathrm{kHz}, 20 \mu \mathrm{~s}$ wide trigger pulses occur when a logic " 1 " (HIGH) level is applied to the input (pin 14) of the UPA61.

[^12]The truth tables and the subsequent motor functions are given in Tables 9-2 and $9-3$. If CCW- and CW-rotation commands are given simultaneously ( $S_{2} S_{3}$ closed), output $E$ of the anti-coincidence gate assumes " 0 " (LOW) level, outputs $H$ and $K$ become " 0 ", trigger pulses are not produced, and the motor is not energized. Voltage regulator diodes $D_{1} D_{2}$ restrict the collector voltage of the output transistors in $U_{3}$ to a value less than the rated level ( 15 V ). Networks $R_{7} C_{1}, R_{8} C_{2}$ provide dead intervals of longer than a half-cycle during which no triggering occurs when a $C W$-command is followed by a $C C W$-command. It is thus ensured that the $C W$-control triac(s) will turn off before the $C C W$-control triac(s) will turn on, thereby preventing a short-circuit.

Table 9-2 Logic operation for automatic (computer) control; $S_{1} S_{2} S_{3}$ open

| computer output to |  | outputs |  |  |  |  |  |  |  |  | motor rotation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| U1-13 | U1-1 | A | B | C | D | E | $F$ | G | H | $K$ |  |
| 1 (CCW) | 1 (start) | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | CCW |
| 1 (CCW) | 0 (stop) | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | - |
| 0 (CW) | 1 (start) | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | CW |
| 0 (CW) | 0 (stop) | 1 | 1 | 0 | 0 | , | 1 | 1 | 0 | 0 | - |

Table 9-3 Logic operation for manual control $S_{1}$ closed

| $S_{2}$ | $S_{3}$ | outputs |  |  |  | motor <br> rotation |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | $C$ | $D$ | $E$ | $F$ | $G$ | $H$ | $K$ |  |  |
| open | open | 0 | 0 | 1 | 1 | 1 | 0 | 0 | - |
| closed | open | 1 | 0 | 1 | 0 | 1 | 1 | 0 | CCW |
| open <br> closed | closed | 0 | 1 | 1 | 1 | 0 | 0 | 1 | CW |

[^13]
(a)


Fig.9-9 Motor reversing switch: (a) single-phase (b) three-phase.


Fig.9-10 Logic circuit and interface of motor reversing switch.

Fig.9-11 Wiring diagram of motor reversing switch arranged for three-phase circuit.

### 9.2.6 Three-Phase rapid-Stop-and-Reversing switch

The switch treated here provides rapid motor braking and reversal by so-called plugging. Plugging occurs when interchanging two phase leads so that the stator field reverses and rotates in a direction opposite to the rotor. Consequently, a high current is caused in the motor, and the resulting high torque causes abrupt braking owing to high acceleration in the opposite direction. To achieve braking, the motor is plugged for a preset period. The proposed system is only suitable for a motor with a constant load.

Fig. $9-12$ and $9-13$ show the circuit in which the 60 -series and 61 -series ${ }^{12}$ ) norbits are used for triac control. Fig. 9-12 is the power circuit. The trigger circuit (Fig. 9-13) includes exclusive-or interlocking stages $U_{3 b} U_{4 b}$ for protection against simultaneous conduction of all four triacs owing to conflicting commands. That is, triggering only occurs if either $F . \bar{R}=1$ or $\bar{F} . R=1$; this condition is fulfilled for $F=1$ ("Forward" command) or $R=1$ ("Reverse" command). Networks $D_{1} R_{1} C_{1}$ and $D_{2} R_{2} C_{2}$ provide a non-triggering period of about 30 ms for safe switching from forward to reverse rotation.


Fig.9-12 Three-phase reversing switch: (a) power circuit, (b) triac arrangement.


[^14]
Fig.9-13 Trigger circuit for three-phase reversing switch.

In the plugging circuit of Fig. 9-14, $U_{6 a} U_{6 b}$ act as a bistable memory whose state is determined by input commands $R^{\prime}$ and $F^{\prime}$. Suppose $R^{\prime}=1$ (reverse rotation) and consequently $F^{\prime}=0$. Memory output $U_{6 a}-13$ is at " 0 ". When " $R$ " becomes " 0 ", the TU60 output remains at " 0 " for a period approximately equal to $C_{11}\left(R_{11}+R_{12}\right)$, gate $U_{6 c}$ has no input drive and its output becomes " 1 "; an " $F$ " (forward) command is issued causing motor braking by plugging. The value for $C_{11}$ depends on the motor type and its load. The required input drive is $6 \mathrm{D} . \mathrm{U}$. (an input resistance of about $16 \mathrm{k} \Omega)^{12}$ ).


Fig.9-14 Reversing circuit of three-phase reversing switch; the " $F$ " and " $R$ " signals are fed into the circuit of Fig.9-13.

Fig. $9-15$ is the wiring diagram; the connections between $D_{11}$ to $D_{14}$ and the inputs must be as short as possible.
${ }^{12}$ ) Application Book: Thyristor and Triac Power Control Using 61-series Modules, Chapter 2; ordering code 939926602601.

Fig.9-15 Wiring diagram of three-phase reversing switch.

Adjustment (Fig. 9-15):
Adjust $R_{12}$ so that the motor just does not reverse when the $F^{\prime}$ or $R^{\prime}$ signal is made zero.

### 9.2.7 Star/delta switch

The star/delta switch of Fig. 9-16 uses the high noise immunity FZ/30-series modules for power control. As seen in Fig. 9-16b the motor is permanently delta-connected, the reduced voltage corresponding to start position being obtained through phase control.

Gates $U_{1 a} U_{1 b} U_{2 a}$ produce $200 \mu \mathrm{~s}$ negative-going pulses derived from the $R Y, Y B$ and $B R$ synchronization voltages. These pulses are passed via gates $U_{1 c} U_{1 d} U_{2 b}$ to the trigger gates together with the 40 kHz pulse generator output. See waveforms in Fig. 9-17. As a result, $200 \mu$ s pulse bursts are produced at the triac gates as soon as the motor switch closes, triggering the triacs at $120^{\circ}$. (The operation of the pulse generator is as described in Section 9.2.2, $R_{19}$ and $C_{3}$ being the frequency determining elements.)

A preset time after the motor switch has closed, $C_{1}$ is sufficiently charged for $U_{3 a}$ output to switch to Low level which overrides the outputs of $U_{1 a} U_{1 b} U_{2 a}$. As a result, the outputs of gates $U_{1 c} U_{1 d} U_{2 b}$ become HIGH and the triacs are continuously triggered so that full voltage is applied to the motor.

Protection against spurious triggering due to an unsettled d.c. supply is ensured by adding $C_{2}$ which must be sufficiently charged before hold-off diode $D_{17}$ becomes reverse-biased allowing the 40 kHz pulse generator to oscillate.

Potentiomters $R_{13} R_{14} R_{16}$ are used to adjust the d.c. gate inputs and thus the instants at which the gate outputs will become negative, these instants being related to the trigger angle.

Phase control reduces the number of triacs required for this star/delta controller, but a disadvantage is the higher r.f.i. during run-up.

Fig. $9-18$ is the d.c. supply circuit.


Fig.9-16 Star/delta switch: (a) control circuit, (b) power circuit. Circuit and motor are simultaneously energized.
$U_{1}, U_{2}=$ FZH111/4.NAND30
$U_{3}=$ FZH241/2.AST30
$U_{4}=2 . L R D 30$
$U_{5}=\frac{1}{2} \times 2 . \operatorname{LRD} 30$.

Adjustment (Fig. 9-16):

1. While the motor runs with reduced voltage, adjust $R_{13}$ until the voltage between terminals $B^{\prime} R$ (Fig. 9-16b) is $1 / \sqrt{ }(0,58)$ times the r.m.s. line-line voltage; a higher $R_{13}$ value corresponds to a lower voltage. Proceed similarly with $R_{14}$ and $R_{16}$ to adjust the voltages between $R^{\prime} Y$ and $Y^{\prime} B$ respectively.
2. Set $R_{1}$ to maximum resistance and then adjust it so that the peak motor inrush current, due to switching from reduced to full motor voltage, does not exceed the peak value that occurs during motor switch-on; the period of reduced motor voltage can be varied between $50 s$ and less than $1 s$ by variation of $R_{1}$.


Fig.9-17 Waveforms of star/ delta switch ("star" position).


Fig.9-18 D.C. supply for star/ delta switch; $a$ to $d$ are the secondary terminations of the synchronization transformers (Fig.9-16).

### 9.2.8 Star/delta and reversing switch

A circuit for a star/delta switch that also provides motor reversal is given in Figs 9-19 and 9-20; it uses circuit modules of the 60 -series. The triacs are controlled by reed relays, the trigger circuit being supplied through resistors $(R)$ whose values in $\Omega$ equals the line-line voltage ( $V_{L L}$ ) in volts. Motor reversal is obtained by interchanging two phase leads. Memories I and II pass the commands issued by $S_{1}$ and $S_{3}$ to the CW- and CCW-rotation reed relays. They are interlocked so that $U_{1 b}-14$ and $U_{1 d}-5$ cannot be simultaneously HIGH; if this were to occur, $T H_{1}$ to $T H_{5}$ would all be triggered so causing a short-circuit. When the d.c. supply is switched on, both memories are reset ( $U_{1 b}-14$ and $U_{1 d}-5$ both Low) by the positive charge pulse of $C_{4}$. The reset line is necessary for clearing the memories before a fresh command is issued.


Fig.9-19 Star/delta reversing switch: (a) power circuit, (b) triac arrangement; $R(\Omega)=V_{L L}(\mathrm{~V})$.

为

 Clulen

$\theta$
$\theta$
$\theta$
,



The period during which the motor is star-connected is determined by timer $U_{6}$. To ensure safe switch-over to delta connection, a dead interval during which trigger pulses do not occur is interposed ( 20 ms for the specified values of $R_{9}$ and $C_{6}$ ) allowing $T H_{9} T H_{10} T H_{11}$ to turn off before $T H_{6} T H_{7} T H_{8}$ will conduct. The $0,1 \mathrm{~s}$ reset pulse has an identical function when switching from CW to CCW , and vice versa; that is, $\mathrm{TH}_{1} \mathrm{TH}_{3} T H_{5}$ will not be triggered until $0,1 \mathrm{~s}$ after triggering of $\mathrm{TH}_{2} \mathrm{TH}_{3} \mathrm{TH}_{4}$ has ceased.

## Adjustment (Fig. 9-21):

Set $R_{3}$ to maximum resistance and then adjust it so that the peak motor inrush current, due to switching from star to delta, does not exceed the peak value that occurs during motor switch-on; the period during which the motor runs starconnected is adjustable between $0,1 \mathrm{~s}$ and 10 s by variation of $R_{3}$.

### 9.3 Solid-state universal switches

### 9.3.1 Circuit survey

This section deals with general-purpose switches. Care must be exercised when controlling transformers with light load or no load at all because high inrush currents will flow when using a circuit that provides random or synchronous triggering. This can be avoided by using trigger delay (see Section 7.1 ). The circuits given here incorporate this feature. Full load cycles are supplied by these circuits to obtain zero load-voltseconds, and triac conduction always starts with the same mains voltage polarity to avoid magnetic biasing. Timeproportional controllers are mostly used for heating; normally, the load is resistive but it is inductive (transformer) where a low heater voltage is required for safety reasons. Table 9-4 surveys the circuits discussed.

Table 9-4 Solid-state universal switches

| section | circuit | features | number of triacs used |
| :---: | :---: | :---: | :---: |
| 9.3.2 | single-phase asynchronous switch | handles resistive \& inductive load | 1 |
|  | single-phase animatedsign control | asynchronous circuit; <br> handles resistive \& inductive load; controls up to ten gas-discharge groups | up to 10 |
|  | single-phase synchronous switch I | handles resistive \& inductive load | 1 |
|  | single-phase synchronous switch II | handles load having max. $8^{\circ}$ phase angle | 1 |
| 9.3.3 | single-phase switch for transformer load | trigger delay $12^{\circ}$ to $90^{\circ}$; supplies full load cycles | 1 |
| 9.3.4 | time-proportional controller using TCA280A | suitable for household appliances, e.g. panel heaters; can handle resistive load only | 1 |
|  | time-proportional controller using Norbits | for railway carriage heating; has therefore high control accuracy of $\pm 1^{\circ} \mathrm{C}$ over $18{ }^{\circ} \mathrm{C}$ to $23^{\circ} \mathrm{C}$ range; max. controlled power 25 kW ; handles resistive load only | up to 4 |
| 9.3.5 | single-phase timeproportional controller for transformer load | max. $50^{\circ}$ trigger delay; supplies full load cycles | 1 |
| 9.3.6 | three-phase timeproportional controller | handles resistive \& inductive load (staror delta connected); supplies full load cycles | 2 |
| 9.3.7 | three-phase timeproportional controller for transformer load | load can be star- or delta-connected; supplies full load cycles | 3 |

### 9.3.2 Single-Phase switches

## Asynchronous switch

Fig. 9-22 shows a very simple switch. As soon as $S_{1}$ closes, the triac is triggered; operation is therefore asynchronous. Switch $S_{1}$ can be a reed type (actuated by a coil or a permanent magnet) or it can be a toggle switch. The value of $R_{1}$


Fig.9-22 Reed-switch controlled triac; $R_{1}(\Omega)=V_{L}(\mathrm{~V})$.
in ohms is equal to the a.c. input voltage in volts, thus $R_{1}=220 \Omega$ with a 220 V to 240 V supply. This circuit can drive a resistive or inductive load.

Another simple switch is given in Section 9.2.2.

## Animated-sign control

This circuit is a "multiple" triac switch capable of switching independently several groups of gas-discharge tubes, a very useful feature for animated-sign displays. As seen from Fig. 9-23, one master unit controls several slaves, which in turn control the gas-discharge tubes via power switches. Each power switch includes a trigger gate, a TT60 trigger transformer and a triac power control device; all switches are triggered by the 40 kHz pulse source - see Fig. 9-16,


Fig.9-23 Block diagram of animated-sign control systems.



From embryo to chick proudly stepping into the world.


Section 9.2.7. Operation is asynchronous but the measured inrush asymmetry of the high-voltage transformers supplying the gas-discharge tubes is not more than $10 \%(\cos \varphi$-factor about 0,7$)$, so there is no risk of a dangerous inrush current. Because a continuous trigger pulse train is generated, triac turn-on is certain. The analogue and digital systems are based on the FZ/30-series of 16- and 20-lead dual in-line integrated circuits.

The analogue system shown in Fig. 9-24 uses TU30s to set cycle time; see also the waveforms of Fig. 9-25. The cycle time is completed as soon as all feedback voltages - labelled $v_{f b}$ - are at HIGH level. As a result, $\Sigma v_{f b}=$ $v_{f b 1(1)} \cdot v_{f b 2(1)} \ldots v_{f b 1(n)} \cdot v_{f b 2(n)}$ becomes HIGH, and $C_{1}$ can charge. The start pulse for re-initiating the cycle is produced as follows. When $v_{C 1}$ has reached the trip-on level $v_{1}$ of Schmitt trigger $S T$, the input voltage $v_{i}$ to all slaves becomes HIGH to reset all TU30s ( $v_{f b 1}$ and $v_{f b 2}$ becoming LOW). Because $\Sigma v_{f b}$ becomes LOW, $C_{1}$ discharges and $S T$ trips off at level $v_{2} ; v_{i}$ returns to LOW level terminating the start pulse and setting the first TU30s in all slaves. After time $t_{d 1}$, TU30 output $v_{f b 1}$ becomes HIGH; this sets the second TU30 whose output $v_{f b 2}$ becomes HIGH after additional time $t_{d 2}$. Owing to the action of $U_{1 b, c, d}$, output voltage $v_{o(1)}$ will be HIGH during the delay period $t_{d 2}$ of the second TU30. The duration of the cycle is equal to the highest value of $t_{d 1}+t_{d 2}$ adjusted for any slave; for the components shown, the maximum cycle time is 20 s . One master can drive up to ten slaves.

Adjustment (Fig. 9-24):

1. Adjust $R_{3}$ in any slave unit to set the dark period $t_{d 1}$ of the gas-discharge tubes controlled by that particular unit; dark period $t_{d 1}=C_{2}(\mu \mathrm{~F}) \times\left(R_{2}+\right.$ $0,01 \mathrm{M} \Omega$ ) seconds.
2. Adjust $R_{3}$ in any slave unit to set the lit period $t_{d 2}$ of the gas-discharge tubes controlled by that particular unit; lit period $t_{d 2}=C_{3}(\mu \mathrm{~F}) \times\left(R_{3}+0,01 \mathrm{M} \Omega\right)$ seconds.



Fig.9-25. Waveforms of analogue control system.

Fig. 9-26 gives the circuit diagram of the digital control system. In the master unit, the 50 Hz input is rectified and converted into 100 Hz sync pulses to drive the triple decimal dividers $3 \times$ FZJ141/FF34. Each slave unit contains miniature thumbwheel switches $S_{1}$ to $S_{4}$ and bistable $U_{4}$. As soon as the position preset with "start timing" switches $S_{1} S_{2}$ is reached, $Q_{1}$ becomes HIGH and $U_{4}$ is set: output $v_{o 1}$ goes HIGH and the power switch is "energized". As soon as the position preset with "stop timing" switches $S_{3} S_{4}$ is reached, $Q_{2}$ becomes HIGH and $U_{4}$ is reset: output $v_{o 1}$ returns to LOW level and the power switch is "de-energized". This system has a fixed cycle time ( 10 s ). One master can drive up to 3 slaves. If a higher fan-out is needed, connect $8 \times$ FZH141/2.NAND32 dual power NAND gates between $1 A \ldots, \overline{1 A} \ldots, 1 B \ldots, \overline{1 B} \ldots$ and the slave inputs, which increases the drive capability to 10 slaves per master.

Adjustment (Fig. 9-26):

1. Adjust $S_{1} S_{2}$ in any slave unit ( $0,1 \mathrm{~s}$ and 1 s settings) to set the instant of ignition of the gas-discharge tubes controlled by that particular unit.
2. Adjust $S_{3} S_{4}$ in any slave unit ( $0,1 \mathrm{~s}$ and 1 s settings) to set the instant of extinction of the gas-discharge tubes controlled by that particular unit.


Fig.9-26 (this and opposite page) Circuit diagram of animated-sign control ("digital" system) including master unit and one of identical slave units
$+\quad=$ d.c. supply ( 12 V or 15 V )
$U_{1} \quad=$ FZH131/2.NAND31
$U_{2}$ to $U_{4}=$ FZH111/4.NAND30
$S_{1}$ to $S_{4}=$ miniature thumbwheel switch M1248/PC or MW1248/PC.
The three other units are FZJ141 / FF34.


## Synchronous switch I

The circuit of Fig. 9-27 uses a silicon controlled switch $\left(\mathrm{TH}_{1}\right)$ and a reed relay ( RA ) to control the triac $\left(\mathrm{TH}_{2}\right)$. The mains voltage is rectified, clipped to 24 V and applied to $T H_{1}$ and $R A$. When $T H_{1}$ is triggered, it conducts and shorts the relay coil; the reed contact remains open and $\mathrm{TH}_{2}$ is not triggered. When the trigger signal ceases, $T H_{1}$ conducts until the rectified voltage becomes zero, the reed relay becomes energized and the triac is triggered into conduction.


Fig.9-27 Synchronous switch using silicon controlled switch BRY39; $\boldsymbol{R}_{2}(\Omega)=$ mains voltage (V).

Waveforms are shown in Fig. 9-28. Operation is synchronous as $\mathrm{TH}_{2}$ turns on when at the end of the half cycle $T H_{1}$ has turned off.

A gate series resistor is needed for $T H_{1}$ if the control voltage is high; the value of the resistor is: $R_{s}=\left(V_{\text {contr }}-0,7\right) \mathrm{k} \Omega$ where $V_{\text {contr }}$ is in volts (about 1 mA gate drive needed). The circuit can switch either a resistive or an inductive load.


Fig.9-28 Waveforms for Fig.9-27.

## Synchronous switch $I I^{13}$ )

The circuit of Fig. 9-29 generates short bursts of trigger pulses each half cycle. The start of the pulse bursts coincides with the mains zero cross-over points (see the waveforms), so that synchronous triggering results. Because the pulse bursts are short, a resistive or slightly inductive load can be driven (max. load phase angle equal to about $8^{\circ}$, which is the pulse burst length). The operation of the pulse generator is explained in Section 9.2.2.

As seen from the waveforms, the circuit only oscillates during the brief periods for which the base of shorting transistor $T R_{1}$ is not driven. The voltage across the secondary of the transformer in Fig. 9-29 is delayed in phase by $R_{1} C_{2} R_{2}$, rectified by $D_{3} D_{4}$, then applied to the base of $T R_{1}$. By proper selection of the value of $C_{2}$, oscillations are made to start at the mains zero cross-over points.

Triggering is certain to occur for $V_{\text {contr }} \geqslant 11,4 \mathrm{~V}$, and triggering will certainly not take place for $V_{\text {contr }} \leqslant 1,8 \mathrm{~V}$.

[^15]
Fig.9-29 Circuit diagram and waveforms of synchronous switch.


Fig.9-30 Wiring diagram of synchronous switch.
Adjustment (Fig. 9-30):
If necessary increase (decrease) the value of $C_{2}$ to retard (advance) the onset of the trigger pulse bursts, so that triggering starts coincidently with the mains zero cross-over points.

### 9.3.3 Single-phase switch for transformer load ${ }^{14}$ )

The circuit of Fig. 9-31 is photo-electrically controlled and load voltage is switched on for $I_{\text {contr }} \geqslant 3 \mathrm{~mA}$. The trigger angle, $\vartheta$, is adjustable by varying the rate at which $C_{3}$ charges (adjustment of $R_{7}$ ), and this determines the delay at which the negative pulses, which set the difference amplifier, emerge from the ramp function generator. Owing to regenerative feedback via $R_{12}$, the difference amplifier can be in only one of its extreme states - set or reset so determining whether the triac will conduct or not. Depending on the state of photo-coupler $T R_{31}$ (conducting or not conducting), the photo-sensitive network directs either negative pulses from the differentiated ramp function

[^16]
Fig.9-31 Circuit diagram of single-phase switch for transformer load ( +14 V is the internal TCA280A supply).


Fig.9-32 Waveforms of single-phase switch for transformer load; $v_{13}=$ voltage at pin 13 of TCA280A, etc.
generator output (available via $C_{1}$ ) or positive pulses from the differentiated 50 Hz sync voltage (available via $C_{2}$ ) to input pin 5 of the difference amplifier. See the waveforms in Fig. 9-32. The first of the negative pulses sets the difference amplifier: time $t_{1}$ - output, pin 4, of the difference amplifier being high-ohmic, the input of the pulse amplifier accepts trigger pulses and the triac is triggered at the adjusted delay angle $\vartheta$. The first of the positive pulses resets the difference amplifier: time $t_{2}$ - output, pin 4, of the difference amplifier swings positive, the input of the pulse amplifier is shorted, and the triac turns off as soon as the load current becomes zero (time $t_{3}$ ). During triac conduction, voltage $v_{1}$ in Fig. 9-32 will show spikes due to triac turn-off which will re-start triggering.

Fig. 9-33 illustrates a circuit variant producing negative trigger pulses (cf. Section 4.3).


Fig.9-33 Circuit variant producing negative trigger pulses.

Adjustment (Fig. 9-34):
Set $R_{7}$ so that the transformer inrush current disappears; observe on an oscilloscope. For the required adjustment, the trigger angle must be roughly equal to the phase angle of the transformer with its load connected. So the adjustment depends on the transformer load.


Fig.9-34 Wiring diagram of single-phase switch for transformer load.

### 9.3.4 Time-proportional controllers for resistive load

Time-proportional controller using TCA280A ${ }^{15}$ )
This circuit (Fig. 9-35) uses a sawtooth as the timebase for time-proportional control. The sawtooth time function is fed to input pins 5 and 6 of the difference amplifier together with the d.c. output of the temperature-sensitive bridge.
Pin 1 of the zero-crossing detector is connected to the a.c. synchronization voltage. The voltage at pin 2 collapses coincidently with the mains voltage zero crossings; this excites the pulse amplifier and causes triggering of $T H_{1}$ provided that the difference amplifier output resistance, pin 7, is high, which is the case for low temperature. For high temperature, the pulse amplifier input is shorted by the positive output of the difference amplifier and trigger pulses do not occur.


Fig.9-35 Circuit diagram of time-proportional temperature controller ( +14 V is the internal TCA280A supply).
${ }^{15}$ ) AN No. 213: Time proportional control using TCA280A trigger IC; ordering code 939912071301.

As seen from the waveforms in Fig. 9-36, the duration of the trigger pulse bursts, and so the duty cycle of the triac, varies with deviation of the controlled temperature from the set value (input 6 supplied by ramp function). Regenerative feedback via $R_{22}$ (Fig. 9-35) ensures well-defined switching of the difference amplifier.

The controller produces single trigger pulses located symmetrically with respect to the zero crossings of the mains voltage; so only resistive loads can be handled, but r.f.i. due to triac switching is very low.

Timing capacitor $C_{2}$ in Fig. 9-35 must be rated at 16 V so that leakage current is negligible.


Fig.9-36 Illustrating operation of time-proportional temperature controller (P.B. = proportional band).
(a) operation above P.B. (controlled temperature low)
(b) operation at upper limit or P.B.
(c) operation within P.B.
(d) operation at lower limit of P.B.
(e) operation below P.B. (controlled temperature high).


Fig.9-37 Lay-out of time-proportional temperature controller.
Adjustment (Fig. 9-37):

1. Adjust the proportional band by selection of the value of $R_{23}$ (a lower $R_{23}{ }^{-}$ value widens the proportional band).
2. With $C_{2}$ adjust the repetition period of time-proportional control (repetition period about 0,14 s/ $\mu F)$.

Time-proportional temperature controller using 61-series NORbits ${ }^{16}$ )
In the automatic temperature controller shown in Fig. 9-38, the error amplifier is fed by the temperature-sensitive bridge, $R_{1}$ to $R_{12} ; R_{9}$ is the temperature sensor, and temperature is adjusted with $R_{1}$. The system tolerates $\pm 30 \%$ mains fluctuations. Circuit operation is as follows.

As long as the output of the rectangular-pulse generator is LOW, amplifier $A_{6}$ is held in saturation by the synchronization voltage $V_{s y n c}$, except for the short intervals coinciding with the zero crossings of the mains voltage. During these intervals, $A_{6}$ is cut off and so cannot short the input to $A_{4}$. The pulse generator triggers the triacs which supply power to the heaters. Because the pulse bursts are of short duration, only a resistive load can be controlled. The HIGH output of the rectangular-pulse generator supplies base current to $A_{6}$ keeping it in saturation, the trigger pulse generator cannot function, and the triacs do not conduct. (The operation of the trigger pulse generator is explained in Section 9.2.2.)

[^17]
Fig. 9-38 Schematic diagram of time-proportional temperature control system. $S T_{1}, S T_{2}$,
$S T_{3}=$ Schmitt triggers.


Fig.9-39 D.C. supply and synchronization circuit.


Fig.9-40 Power circuit.

With decreasing temperature, the potential at the inverting input of the error amplifier decreases and that of the amplifier output increases. As a result, the duty cycle of the rectangular-pulse generator output decreases and the average power supplied to the heaters increases, counteracting the decrease in temperature. Closure of $S_{1}$ switches off the heater supply.

Fig. 9-39 shows the d.c. supply and synchronization circuit. Network $R_{53} C_{53} R_{54}$ delays $V_{\text {sync }}$, so that triac triggering starts at the mains zero cross-over points. Fig. 9-40 shows the power circuit. Mounted on an 11 cm extruded aluminium heatsink type 56293 (blackened), each triac can handle $6,25 \mathrm{~kW}$, taking into account $35{ }^{\circ} \mathrm{C}$ ambient temperature and $\pm 30 \%$ a.c. input fluctuations. Because up to four triacs can be triggered, the total power handling capacity is 25 kW .


Fig. 9-41 Wiring diagram of time-proportional temperature control system.

Adjustment (Fig. 9-41):

1. Set $R_{1}, R_{3}$ and $R_{6}$ to minimum resistance.
2. Expose temperature sensor $R_{9}$ to $23{ }^{\circ} \mathrm{C}$ and adjust $R_{3}$ so that the output of the error amplifier ( $U_{1}$ pin 14) is zero.
3. Set temperature-adjust potentiometer $R_{1}$ to maximum resistance.
4. Expose temperature sensor $R_{9}$ to $18{ }^{\circ} \mathrm{C}$ and adjust $R_{6}$ so that the output of the error amplifier is zero.
5. Increase the value of $R_{16}$ if control instability arises; a value of $R_{16}$ up to $1 \mathrm{k} \Omega$ will be satisfactory in most cases.
6. It may be necessary for optimum control performance to change the repetition period of the time-proportional control system this is achieved by changing the value of $R_{13}$ (repetition period $t_{o}$ read from Fig 9-43-Section 9.3.5when substituting $R_{13}$ for $R$ ); if necessary, increase $C_{1}$ to obtain a larger value for $t_{o}$.

Fig.9-42 Time-proportional controller with adjustable trigger delay $(\vartheta)$. For $R_{1}$ set to $900 \mathrm{k} \Omega$, the repetition period, $t_{o}$, is $0,65 \mathrm{~s}$ as shown.

### 9.3.5 SINGLE-PHASE TIME-PROPORTIONAL CONTROLLER FOR TRANSFORMER LOAD ${ }^{17}$ )

Fig. 9-42 shows a circuit allowing a trigger delay up to about $50^{\circ}$. Circuit operation is clear from the waveforms. The leading edges of the monostable output pulses are delayed while passing through charging network $R_{9} C_{7} R_{10}$ and the trigger pulse delay gate. The duration of trigger delay, $\vartheta$, depends on the charge rate of $C_{7}$ and is adjusted with $R_{9}$. Diode $D_{1}$ ensures rapid discharge of $C_{7}$ at the end of the monostable output pulses, and $D_{2}$ provides level shifting. The output of the trigger pulse delay gate will certainly be HIGH (trigger pulses generated) for a d.c. gate input of 4 V or higher; it will become LOW with certainty (trigger pulses inhibited) when the d.c. gate input is $0,4 \mathrm{~V}$, or lower. Average output power is controlled with $R_{5}$.

Fig. 9-43 shows the relationship between the repetition frequency (or repetition period) of time-proportional control and ( $R_{1}+R_{2}$ ) in Fig. 9-42.


Fig.9-43 Pulse repetition frequency $f$ vs. capacitor charge resistor $R\left(R_{1}+\right.$ $R_{2}$ in Fig.9-42).

[^18]

Fig.9-44 Wiring diagram of time-proportional controller with adjustable trigger delay.

Adjustment (Fig. 9-44):

1. Set the repetition period of time-proportional control, $t_{o}$, to the desired value by adjusting $R_{1}$ (cf. Fig. 9-43); if necessary increase $C_{1}$ to obtain a higher value for $t_{0}$.
2. Set $R_{7}$ to obtain a trigger pulse burst duration ( $U_{3}$ pin 8 ) of about $300^{\circ}$ (17 ms at a 50 Hz supply).
3. The trigger delay required to prevent a repetitive transformer inrush current is obtained as follows:
3a. Connect a d.c. voltmeter, with not less than $10 \mathrm{k} \Omega / \mathrm{V}$ resistance, across the transformer primary through a $100 \mathrm{k} \Omega, 10 \mu \mathrm{~F}$ smoothing filter (the capacitor must be an a.c. type).
3b. Adjust $R_{5}$ so that one or only a few a.c. cycles occur per repetition period $t_{\theta}$.
3c. With $R_{9}$ set the trigger delay so that at the given transformer load the meter deflection becomes zero.
Re-adjustment of $R_{9}$ may be necessary if the transformer load changes.

### 9.3.6 THREE-PHASE TIME-PROPORTIONAL CONTROLLER

Fig. 9-45 shows the trigger pattern for the two-triac switch ${ }^{18}$ ) used in the controller; this pattern allows control of a very inductive load. In the circuit shown in Fig. 9-46 using FZ/30-series modules ${ }^{19}$ ), the trigger pulse bursts are initiated by the $200 \mu$ sync pulses from gates $U_{2 a} U_{2 b}$, these pulses being derived from phases $B Y$ and $R O$ - see waveforms Fig. 9-47. The lengths of the trigger pulse bursts are determined by the TU30 timers $U_{4}$ and $U_{5}$; that is, the trigger pulses are passed by the trigger pulse gates as long as inputs 1 and 17 are HIGH.


Fig.9-45 Trigger pattern of two-triac switch used in three-phase time-proportional controller.

[^19]

Fig.9-46 (opposite page) Circuit diagram of three-phase time-proportional controller. $U_{1} U_{2}=$ FZH111/4.NAND30 $U_{3}=$ FZJ101/FF30
$U_{4} U_{5}=$ TU30
$U_{6} \quad=2 . \operatorname{LRD} 30$
$U_{7} U_{8} U_{9}=$ TBA221.


Fig.9-47 Waveforms for Fig.9-46.

The triangular-wave generator provides time-proportional control. When the instantaneous triangular-wave output voltage is below $V_{\text {contr }}$, the comparator produces a HIGH output ( $v_{i n}$ ) which has no effect. When the instantaneous triangular-wave output voltage is larger than $V_{\text {contr }}$, the comparator output becomes LOW $(-0,7 \mathrm{~V})$, causing the flip-flop $\left(U_{3}\right) Q_{1}$ output to switch to LOW level. This inhibits timer $U_{4}$, the HIGH output from which inhibits timer $U_{5}$. With the output of gates $U_{2 c}$ and $U_{2 d}$ LOW, trigger pulses do not occur and the triacs turn off. When $V_{\text {contr }}$ increases from 0 V to 7 V , the average a.c. output increases from $0 \%$ to $100 \%$.

Network $R_{13} C_{6}$ inhibits the trigger pulse generator for $0,1 \mathrm{~s}$ after switch-on, so that spurious triggering cannot occur. Because $C_{6}$ is initially uncharged, a LOW-level priming voltage is fed to terminal 5 of $U_{3}$ causing this flip-flop to reset ( $Q_{1}$ LOW). Diode $D_{13}$ rapidly discharges $C_{6}$ when the circuit is disconnected. Because of the $360^{\circ}$ spacing of the sync pulses, the circuit produces an integral number of load cycles.

## Adjustment:

1. Check that phase sequence is according to Fig. 9-47.
2. Make sure that $T_{1}$ and $T_{2}$ in Fig. 9-46 are connected as indicated by the dots.
3. Set $R_{2}$, Fig. 9-46, so that upon triggering there is no step increase in the voltage between main terminal 1 of $T H(Y)$ and phase B (Fig. 9-45).
4. Set $R_{8}$, Fig. 9-46, so that upon triggering there is no step increase in the voltage between main terminal 1 of $\operatorname{TH}(R)$ and neutral.
5. Adjust $R_{4}$ so that the trigger pulse bursts fed to $T H(Y)$ have a duration of $300^{\circ}$ (about 17 ms with a 50 Hz supply).
6. Adjust $R_{11}$ so that the trigger pulse bursts fed to $T H(R)$ have a duration of $240^{\circ}$ (about 13 ms with a 50 Hz supply).
7. Adjust $R_{26}$ so that the a.c. output power just becomes zero for $V_{\text {contr }}$ at zero volts.
8. With $R_{19}$ set the required repetition period $t_{0}$.

### 9.3.7 Three-Phase time-proportional controller for transformer load

Transformer inrush currents do not occur if triggering is delayed until the instant when the steady-state primary current passes through zero. The trigger pattern shown in Fig. 9-48b for the circuit of Fig. 9-48a meets this specification:
see the dashed and full-line portions of $i_{T H(Y)}$ and $i_{T H(R)}$. Triac $T H(B)$ is permanently conducting; its presence is necessary to obtain the 2 V on-state voltage drop that occurs in the other two phases and thus avoid voltage unbalance between the phases, which could bring about drift of the transformer magnetization with the consequent risk of core saturation. In a particular half cycle, $t_{1 \text { min }}$ and $t_{2 \text { min }}$ are the earliest possible instants of triggering of $T H(Y)$ and $T H(R)$ respectively. As seen, the first half-cycle trigger angle $\vartheta_{Y}$ of $T H(Y)$ is equal to $\varphi_{\text {load }}+30^{\circ}\left(\varphi_{\text {load }}\right.$ is the load phase angle $)$ and the first-half cycle trigger angle $\vartheta_{R}$ of $T H(R)$ equals $\varphi_{\text {toad }}$.

In the circuit diagram of Fig. 9-49, $U_{3}$ and $U_{4}$ are monostable multivibrators whose output pulse widths determine the first half-cycle trigger angles of the triacs - see waveforms $B$ and $G$ in Fig. 9-50. For $v_{i n}$ HIGH, these monostables are triggered by the sync pulses - waveforms $A$ and $F$ - from $U_{1 a}$ and $U_{1 d}$; the monostables set flip-flops $U_{5 a}$ and $U_{5 b}$ to start triac triggering. The flip-flops are reset by the sync pulses. For $v_{i n}$ LOW, monostable $U_{3}$ cannot produce output pulses; $U_{5 a}$ remains in the reset state with $Q_{2}$ LOW, thus inhibiting $U_{4}$. Because $U_{5 b}$ also remains reset, inputs 1 and 17 of trigger pulse gates $U_{6 a}$ and $U_{6 b}$ remain LOW so that the trigger pulses are inhibited. Gate $U_{1 c}$ prevent unintentional resetting of $U_{5 a}$ - with the consequent interruption of triggering $T H(Y)$ - if $v_{i n}$ goes LOW while a sync pulse occurs at the output of gate $U_{1 a}$.
The triangular-wave generator and comparator are discussed in the previous Section.

## Adjustment:

1. Check that the phase sequence is according to Fig. 9-50.
2. Ensure that $T_{1}$ and $T_{2}$ in Fig. 9-49 are connected as indicated by the dots.
3. Adjust $R_{7}$ to obtain a pulse witdh of about 6 ms at pin 7 of $U_{3}$.
4. Adjust $R_{9}$ to obtain a pulse width of about $4,5 \mathrm{~ms}$ at pin 7 of $U_{4}$.
5. Adjust the triangular-wave generator so that the repetition frequency of $v_{i n}$ is about 1 Hz (see previous Section, "Adjustment", item 8).
6. With the transformer unloaded adjust $R_{7}$ so that there is no d.c. current in phase $Y$, and adjust $R_{9}$ so that there is no d.c. current in phase $R$.
7. Adjust the triangular-wave generator as described in the previous Section, "Adjustment", items 7 and 8.

Fig.9-49 (opposite page) Circuit diagram of three-phase time-proportional controller for transformer load. Triangular-wave generator and comparator circuit shown in Fig.9-46.
$U_{1 a, b, c, d}=$ FZH111/4.NAND30
$U_{2 a, b}=$ FZH141/2.NAND32
$U_{3}, U_{4}=$ FZK 101/OS30
$U_{5 a, b}=$ FZJ121/2.FF32
$U_{6 a, b}=2$. LRD30
$U_{7 a, b}=$ FZH241/2.AST30
$U_{8 a}=\frac{1}{2} \times 2$. LRD 30


Fig.9-48 Showing (a) power circuit (b) trigger pattern to prevent transformer inrush current; $\vartheta_{Y}$ and $\vartheta_{R}$ are the initial trigger angles of, respectively, $T H(Y)$ and $T H(R)$.



Fig.9-50 Waveforms for Fig.9-49; $\vartheta_{Y}$ and $\vartheta_{R}$ are the initial trigger angles for $T H(Y)$ and $T H(R)$, respectively.

### 9.4 Solid-state continuous controllers

### 9.4.1 Circuit survey

Table 9-5 summarizes the circuits discussed here.
Table 9-5 Solid-state continuous controllers

| section | circuit | features | number of <br> triacs used |
| :--- | :--- | :--- | :--- |
| 9.4 .2 | single-phase controller | for resistive \& inductive load | 1 |
| 9.4 .3 | three-phase full- <br> controlled controller | for resistive \& inductive load (star- or <br> delta-connected) | 3 |
| 9.4 .4 | 2 kVA battery charger | for automatic battery charging | 3 |

### 9.4.2 Single-phase controller with rectification

In the circuit of Fig. 9-51, a single-phase bridge rectifier is controlled by varying its a.c. input (circuit designed to control the d.c. input to an inverter); a triac functions as the control element (phase control).


Fig.9-51 0 V to $300 \mathrm{~V}, 30 \mathrm{~A}$ controlled rectifier.


Fig.9-52 Rectifier control circuit; waveforms $A$ to $E$ in Fig.9-53.

$$
\begin{aligned}
& U_{1}=\text { FZH } 111 / 4 . \text { NAND } 30 \\
& U_{2}=2 . \text { LRD } 30 \\
& U_{3}, U_{4}=\text { TBA } 221 .
\end{aligned}
$$

Adjustment (Fig. 9-52):
Set $R_{13}$ to its minimum resistance and adjust $R_{9}$ so that the rectifier output is just zero. Set $R_{13}$ to its highest resistance and check that rectifier output is approximately 300 V at 30 A load current.


Fig.9-53 Waveforms for Fig.9-52.

The control circuit and its waveforms are given in Figs 9-52 and 9-53. The SYNC PULSE GENERATOR converts the full-wave rectified input $A$ into pulses $B$, which coincide with the mains zero crossings; these pulses synchronize the SAWTOOTH GENERATOR. The sawtooth generator output, waveform $C$, is fed via $R_{23}$ to the inverting input of the SQUARE-WAVE GENERATOR, and the variable d.c. voltage $V_{\text {contr }}$ is connected to the noninverting input, so that square wave $D$ is produced.

Bistable multivibrator, gates $U_{1 c}$ and $U_{1 d}$ in the 20 kHz PULSE GENERATOR, is driven through $D_{4} D_{6}$ by the sawtooth voltage across $C_{1}$, this voltage being caused by periodic charging and discharging of the capacitor; discharging of $C_{1}$ via $D_{3} R_{3}$ is effected by saturation of gate II. The pulse generator does not function while its inhibiting input is LOW ( $C_{1}$ held discharged); this input is connected to the square-wave generator output. Compare waveforms $D$ and $E$ The pulse generator drives PULSE AMPLIFIER $U_{2}$. The duration of the trigger pulse bursts, waveform $F$, increases with $V_{\text {contr }}$ and so does the rectifier output.

Sync pulses $B$ drive the non-inverting input of $U_{4}$ via $R_{12}$. In this way, squarewave output $D$ goes LOW before the mains voltage crosses zero, the triac is not triggered into a new half cycle and loss of control does not occur.

Between pulse bursts, $U_{2}$ output would be LOW if it were not for $D_{7}$ connecting $U_{2}$ input pin 16 to the LOW output of $U_{4}$ pin 6 . As a result, $U_{4}$-output transistor is cut off and excessive collector current cannot flow.

The trigger pulse repetition rate depends on $R_{7} \times C_{1}$, and the trigger pulse duration is largely determined by $R_{3} \times C_{1}$. The circuit shown produces 20 kHz pulses with a duration of $10 \mu \mathrm{~s}$.

### 9.4.3 Three-Phase controller ${ }^{20}$ )

As seen from Fig. 9-54, the three-phase controller consists of a phase shift section for power control, a logic section to obtain the correct mode of triac triggering, and a trigger section to turn on triacs $T H(R), T H(Y)$ and $T H(B)$, which are connected in the phase leads. The waveforms at the top of the diagram clarify circuit operation. The Schmitt triggers (not shown) in the phase shift units are controlled by the sawtooth inputs ${ }^{21}$ ). The outputs, pins 13, are HIGH during the periods that the Schmitt triggers are tripped on. The instant of trip-on, that is, the triac trigger angle $\vartheta$, is related to the control signal $V_{\text {contr }}$. A higher control signal decreases $\vartheta$, thus increasing the power in the load Triggering can be advanced to $-30^{\circ}$, so that at full output power interference will be low.

Figs 9-55 and 9-56 are wiring diagrams of the controller.

[^20]

Fig.9-54 Basic diagram of three-phase controller; $\vartheta=$ trigger angle.


Fig.9-55 Wiring diagram of phase shift, trigger and power section.

Adjustment (Fig. 9-55):

1. Check that the phase sequence is $R-Y-B$.
2. Set all potentiometers to their mid-position.
3. With $R_{7}$ adjust $V_{\text {cront }}$ to the threshold value at which control must start (for example, 0,2 V).
4. Adjust $R_{1 a}$ so that the pulses at pin 13 of $U_{4}$ are about $0,2 \mathrm{~ms}$ wide.
5. Increase $V_{\text {contr }}$ until the duration of the pulses at pin 13 of $U_{4}$ is about 8 ms .
6. Adjust $R_{1 b} R_{1 c}$ so that the pulses at pin 13 of $U_{5} U_{6}$ have the same duration.
7. Reduce $V_{\text {contr }}$ so that the pulses at pin 13 of $U_{4}$ are again about $0,2 \mathrm{~ms}$ wide.
8. Adjust $R_{3 b} R_{3 c}$ so that the pulses at pin 13 of $U_{5} U_{6}$ have the same duration.


Fig.9-56 Wiring diagram of logic section $\left(U_{7}\right.$ to $\left.U_{12}\right)$ and 30 kHz trigger pulse generator $\left(U_{13}\right)$.

### 9.4.4 2 kVA traction battery charger

Intended to charge traction batteries this system provides rapid charging to minimize vehicle down time, without the risk of overloading the battery. Charging is a three-period program ${ }^{22}$ ) comprising:

1. Initial (rapid) charging with high current $I_{H I G H}$
2. Charging with constant voltage $V$
3. Final charging with low current $I_{\text {Low }}$.

Change-over from period to period occurs automatically (by monitoring voltage and current), and a clock is built-in to disconnect the battery once charging is completed, thus preventing over-charging.

As shown in the block diagram, Fig. 9-57, the system is built up as follows: (a) regulator controlling output voltage $V$ and the high and low levels, $I_{H I G H}$ and $I_{\text {Low }}$, of output current, (b) three-phase controller as described in the previous Section, (c) mains-supplied, triac-controlled step-down transformer, (d) three-phase diode bridge. In the power circuit, Fig. 9-58, the RC components across the transformer secondary suppress phase-control transients. The secondary is tapped to provide a wide output voltage range. The voltage and current measuring circuits ${ }^{23}$ ) provide isolation between charger output and regulator input.


Fig.9-57 Battery charger block diagram.

[^21]

Fig.9-58 Power circuit of automatic battery charger.
$D_{a} D_{b} D_{c}=$ BYX25-600R on common 56293 heatsink extrusion, 5 cm long $D_{d} D_{e} D_{f}=$ BYX25-600 on common 56293 heatsink extrusion, 5 cm long.

The regulator, Fig. 9-59, contains three DOA61 op amps, $A_{1}, A_{2}$ and $A_{3}$, to control the levels of $I_{L O W}, I_{H I G H}$ and $V$. Diodes $D_{1} D_{2}$ constitute a "LOWER THAN" gate passing the lower of the op amp output voltages $v_{I H}$ and $v_{V}$ to control emitter follower $T R_{1}$. In the "HIGHER THAN" gate $D_{4} D_{6}, T R_{1}$ output is compared with output $v_{I L}$ of $A_{1}$ and the higher of the two signals passed, ultimately controlling $T R_{2}$. Regulator output $V_{\text {contr }}$ is connected to the three-phase controller - Fig. 9-54 in the previous Section.

Fig. 9-60 represents the charging process pictorially. The upper graph shows the charger output voltage $v_{o}$ and current $i_{o}$ as a function of time. The lower graph gives op amp outputs $v_{I L}, v_{I H}$ and $v_{V}$. Change-over to period 2 occurs when $v_{V}$ falls below $v_{I H}$ (controlled by "LOWER THAN" gate), and changeover to period 3 occurs when $v_{I L}$ rises above $v_{V}$ (controlled by "HIGHER THAN" gate).

The built-in clock controls the duration of period 3. Its control circuit is according to Fig. 9-61. As soon as $v_{I L}$ exceeds $v_{V}$ (start of period 3), the DOA61 output becomes negative, and the control gate output switches to HIGH level; the trigger pulse source then oscillates, so triggering the BTW43, which energizes the clock. After the preset time, the clock contact opens and disconnects the charger.


Replacing laborious handwork with modern, triac-controlled fishing net manufacturing machinery paves the way to net profits.



Fig.9-59 Regulator circuit; +12 V and -12 V supplies are stabilized. Modules required: $3 \times$ DOA61.


Fig.9-60 Curves illustrating regulator performance.

Adjustment (Figs 5-59 and 5-61):

1. Set $R_{2} R_{6} R_{8}$ to minimum resistance.
2. With the charger unloaded, adjust zero offset potentiometers $R_{13} R_{14} R_{16}$ to make $A_{1} A_{2} A_{3}$ outputs zero.
3. Adjust zero offset potentiometer $R_{31}$ to make comparator output zero.
4. Set $R_{6}$ to about one tenth of its maximum resistance position; note that $A_{2}$ output goes maximum positive.
5. With $A_{3}$ now exerting control, adjust $R_{8}$ until charger output voltage has the required value (e.g. 2,45 V/cell for lead-acid batteries, 1,60 V/cell for nickelcadmium batteries, 1,75 V/cell for nickel-iron batteries*).
6. Set $R_{6}$ to minimum resistance and check that all op amp outputs are now zero and charger produces no output.
7. Connect battery to charger. ENSURE CORRECT POLARITY.
8. Set $R_{2}$ to obtain low charge current $I_{\text {Low }}$, e.g. current conforming to 50 -hours discharge time*).
9. Set $R_{6}$ to obtain high charge current $I_{H I G H}$, e.g. conforming to 5 -hours discharge time*).
10.Adjust clock to the required duration of the third charging period (three to six hours*).

[^22]
Fig.9-61 Clock control circuit. Modules required: $1 \times$ DOA61, $2 \times$ UPA61.

## Brief triac data

The Table below shows the main specifications of our triacs, thus giving an overall impression of their performance. To select the triac best suited to a particular application, our Data Handbook System, Semiconductors and Integrated Circuits, must be consulted.
brief triac data


[^23]
## Index

Reference is made to page numbers, bold type faces indicating the pages containing the main information. Consult the Table of Contents at the beginning of the book for entries not tabulated.
Angle ; trigger - vs. load phase - ..... 25, 38
Area of certain triggering ..... 23
Area of uncertain triggering ..... 23
Breakover ..... 11, 18
Burst firing, see time-proportional control
Central gate of triac ..... 4
Certain triggering; area of - ..... 23
Choke (to reduce commutation current decay rate) ..... 18, 28, 38
Choke calculations ..... 31-34
Classification; voltage - of triac ..... 14, 41
Commutation,

- current decay rate ..... 11, 18, 28
- interval ..... 27
hard ..... 28
soft - ..... 28, 38
Construction (structure) of triac ..... 2-7
Control,
principle of time-proportional - ..... 46
loss of - (uncontrolled turn-on, undesired triggering) ..... $1,6,11,16,28,36$
Controller,
continuous - ..... 46, 107-120
full-controlled - ..... 46, 107-120
half-controlled - ..... 46
Crystal half (triac) ..... 4, 11, 16
Current,
decay rate of commutation - ..... 11, 18, 28
gate - ..... 2, 13, 18
inrush - (condition) ..... 25, 36, 38, 41, 45
inrush - rating ..... 15
holding - . ..... 10, 13
latching - (pick-up -) ..... 10, 13, 47
leakage - ..... 10
parallel gate - ..... 24
pick-up - (latching -) ..... 10, 13, 47
rise rate of on-state - (turn-on $\mathrm{d} i / \mathrm{d} t$ ) ..... 18, 38, 45
D.C. triggering ..... 25
Decay rate of commutation current ..... 11, 18, 28
Double-bevel crystal ..... 4
Flicker of light due to time-proportional control ..... 46
Full-controlled controller ..... 46, 107-120
Fusing for triac protection ..... $1,16, \mathbf{3 8 - 4 0}$
Gate (triac) ..... 1, 2, 9
- current ..... 2, 13, 18
- leads ..... 47
- signal ..... 13, 23-26
- (trigger) signal requirements ..... 23-26, 45
central - of triac ..... 4
parallel - current ..... 24
Half-controlled controller ..... 46
Half of triac crystal ..... 4, 11, 16
Hard commutation ..... 28
Holding current ..... 10, 13
Inrush condition (current) ..... $25,36,38,41,45$
Inrush current rating ..... 15
Latching current (pick-up current) ..... 10, 13, 47
Leakage current ..... 10
Light flicker due to time-proportional control ..... 46
Load phase angle and trigger angle ..... 25, 38
Loss of triac control (uncontrolled turn-on, undesired triggering) $1,6,11,16,28,36$
Main terminal of triac ..... 4, 9, 10
Magnetic biasing of transformer, how to prevent it ..... 71
One-way conduction (rectification) in a.c. controller ..... 25
On/off switch ..... 45, 50-89
Parallel gate current ..... 24
Phase angle of load and trigger angle ..... 25, 38
Pick-up current (latching current) ..... 10, 13, 47
Plugging of motor ..... 61
Pre-loading of transformer ..... 32, 33
Principle of time-proportional control ..... 46
Promoting turn-on ..... 50, 52
Quadrants of triac characteristic ..... 9
Quasi-proportional control, see time-proportional control
Radio-frequency interference (r.f.i.) reduction ..... 45
Rate of decay of commutation current ..... $11,18,28$
Rate of rise, see rise rate
Rectification (one-way conduction) in a.c. controller ..... 25
Reliable turn-off ..... 6, 27-34
R.F.I. (radio-frequency interference) reduction ..... 45
Rise rate,
- of voltage ..... 11
- of on-state current (turn-on $\mathrm{d} i / \mathrm{d} t$ ) ..... 18, 38, 45
Saturation of load inductance ..... 25
Shorted-emitter structure ..... 4, 7
Soft commutation ..... 28, 38
Spurious triggering ..... 47, 65
Static switch, see on/off switch
Structure (construction) of triac ..... 2-7
Symbol letter designation code ..... 9
Thermal impedance (transient -) ..... 11
Time-proportional control principle ..... 46
flicker of light due to - ..... 46
Transformer, how to avoid magnetic biasing of - ..... 71
pre-loading of ..... 32, 33
Transient thermal impedance ..... 11
Triac
- central gate ..... 4
- crystal half ..... 4, 11, 16
- gate ..... 1, 2, 9
- main terminal ..... 4, 9, 10
- structure ..... 2-7
- types ..... 1, 121
- voltage classification ..... 14, 41
Trigger
- angle vs. load phase angle ..... 25, 38
- pulse train, its advantages ..... 25- signal, see gate signal- signal requirements23-26, 45
Triggering ..... $1,2,4,10,19$
area of certain - ..... 23
area of uncertain ..... 23
d.c. ..... 25
spurious - ..... 47, 65
undesired -, see uncontrolled turn-on
Turn-off ; reliable - ..... 6, 27-34
Turn-on
- $\mathrm{d} i / \mathrm{d} t$ ..... 18, 38, 45
promoting - ..... 50, 52
uncontrolled - (loss of contriol) $1,6,11,16,28,36$
Types of triac ..... 1, 121
Uncertain triggering; area of - ..... 23
Uncontrolled turn-on (loss of control) $1,6,11,16,28,36$Undesired triggering, see uncontrolled turn-on
Voltage
- classification of triac ..... 14, 41
rise rate of - ..... 11


## Argentina

Fapesa I.y.C
Av. Crovara 2550
Tel. 652-7438/7478
BUENOS AIRES

## Denmark

Miniwatt A/S
Emdrupvej 115A
Tel. (01) 691622
DK-2400 KOBENHAVN NV

## Finland

Oy Philips Ab
Elcoma Division
Kaivokatu 8
Tel. 17271
SF-00100 HELSINKI 10

## France

R.T.C.

La Radiotechnique-Compelec
130 Avenue Ledru Rollin
Tel. 355-44-99
F-75540 PARIS 11

Indonesia
P.T. Philips-Ralin Electronics

Elcoma Division
Djalan Gadjah Mada 18
Tel. 44163
DJAKARTA

## Ireland

Philips Electrical (Ireland) Ltd.
Newstead, Clonskeagh
Tel. 693355
DUBLIN 14

## Italy

Philips S.p.A.
Sezione Elcoma
Piazza IV Novembre 3
Tel. 6994
I-20124 MILANO

## Germany

Valvo G.m.b.H
Valvo Haus
Burchardstrasse 19
Tel. (040) 3296-1
D. 2 HAMBURG 1

## Greece

Philips S.A. Hellénique
Elcoma Division
52, Av. Syngrou
Tel. 915311
ATHENS

## Hong Kong

Philips Hong Kong Ltd.
Components Dept.
11th Fl., Din Wai Ind. Bldg.
49 Hoi Yuen Rd
Tel. K-42 7232
KWUNTONG

## Japan

NIHON PHILIPS
32 nd Fl., World Trade Center Bldg.
5, 3-chome, Shiba Hamamatsu-cho
Minato-ku
Tel. (435) 5204-5
TOKYO

## Korea

Philips Electronics (Korea) Ltd.
Room 2501, Samilro Building 10, Kwanchul-Dong, Chongro-ku
Tel. 73-7222
C.P.O. Box 3680

SEOUL

Mexico
Flectrónica S.A. de C.V.
Varsovia No. 36
Tel. 5-33-11-80
MEXICO 6, D.F.

## Colombia

SADAPE S.A.
Calle 19, No. 5-51
Tel. 422-175
BOGOTA D.E. 1

## India

INBELEC Div. of
Philips India Ltd.
Band Box House
254-D, Dr. Annie Besant Rd
Tel. 457 311-5
Prabhadevi, BOMBAY-25-DD

Netherlands
Philips Nederland B.V.
Afd. Elonco
Boschdijk 525
Tel. (040) 793333
NL-4510 EINDHOVEN

## New Zealand

EDAC Ltd.
70-72 Kingsford Smith Street
Tel. 873159
WELLINGTON

South Africa
EDAC (Pty.) Ltd.
South Park Lane
New Doornfontein
Tel. 24/6701-2
JOHANNESBURG

## Spain

COPRESA S.A.
Balmes 22
Tel. 3296312
BARCELONA 7

## Sweden

ELCOMA A.B.
Lidingövägen 50
Tel. 08/67 9780
S-10 250 STOCKHOLM 27

Turkey
Türk Philips Ticaret A.S.
EMET Department
Gümussuyu Cad. 78-80
Tel. 45.32.50
Beyoglü, ISTANBUL

## United Kingdom

Mullard Ltd.
Mullard House
Torrington Place
Tel. 01-580 6633
LONDON WC1E 7HD

## Peru

CADESA
Jr. Ilo, No. 216
Apartado 10132
Tel. 277317

LIMA

## Switzerland

Philippines
EDAC
Philips Industrial Dev. Inc.
2246 Pasong Tamo Street
Tel. 889453 (to 56)
MAKATI-RIZAL

## Portugal

Philips Portuguesa S.A.R.L. Av. Eng. Duharte Pacheco 6 Tel. 683121
LISBOA 1

Philips A.G.
Edenstrasse 20
Tel. 01/44 2211
CH-8027 ZUERICH

## Taiwan

Philips Taiwan Ltd
3rd Fl., San Min Building
57-1, Chung Shan N. Rd, Section 2
P.O. Box 22978

Tel. 553101-5
TAIPEI

## Uruguay

Luzilectron S.A.
Rondeau 1567, piso 5
Tel. 94321
MONTEVIDEO

## United States

North American Philips
Electronic Component Corp.
230, Duffy Avenue
Tel. (516) 931-6200
HICKSVILLE, N.Y. 11802

## Venezuela

C.A. Philips Venezolana Elcoma Dept.
Av. Principal de los Ruices
Edif. Centro Colgate, Apdo 1167
Tel. 36.05.11
CARACAS

## Singapore

Philips Singapore Private Ltd.
Elcoma Div.,
P.O. Box 340, Toa Payoh Central P.O.,

Lorong 1, Toa Payoh
Tel. 538811
SINGAPORE 12


[^0]:    * Philips Electronic Components and Materials Division, The Netherlands.
    ** Formerly with Philips Publications Department.

[^1]:    ${ }^{1}$ ) Application Book: Rectifier Diodes, Chapter 3; ordering code 939925601001.

[^2]:    ${ }^{2}$ ) AN No. 127: Triac Control of D.C. Inductive Loads; ordering code 939925062701.

[^3]:    ${ }^{3}$ ) Elektronik 1970, Heft 5, pp. 161 to 164, K. Brückmüller - Steuerung induktiver Verbraucher mit Triacs.
    ${ }^{4}$ ) Application Book: Rectifier Diodes, Chapter 9; ordering code 939925601001.

[^4]:    ${ }^{5}$ ) AI No. 336: Thyristors and Triacs in Temperature Control Systems; ordering code 939921433601.

[^5]:    ${ }^{6}$ ) Application Book: Rectifier Diodes, Chapter 7; ordering code 939925601001.

[^6]:    ${ }^{\text {a }}$ ) R.M.S. mains voltage (max. value).
    ${ }^{\text {b }}$ ) Symmetrical prospective current breaking capacity.
    ${ }^{\text {c }}$ ) Symmetrical prospective current must not exceed 20 kA .
    e) For high repetitive current.
    ${ }^{f}$ ) Symmetrical prospective current must not exceed 8 kA .
    USE OF TABLE: The " $V_{r m s}$ max" column gives the nominal input voltage $u p$ to which a fuse can operate. For instance, the $\mathrm{A} 60 \times 20$ may be used for any voltage up to 415 V , but the use of the $\mathrm{A} 25 \times 10$ is restricted to 240 V max. The last two digits in the fuse type numbers denote rated fuse current, e.g. A $25 \times 10$ is a 10 A fuse, A 70 P 70 is a 70 A fuse, NHG00 uFF40 is a 40 A fuse, GSG $1000 / 45$ is a 45 A fuse, 621 CP URE $14-32$ is a 32 A fuse and M00 $\mathrm{u} F 236$ is a 36 A fuse.

[^7]:    ${ }^{7}$ ) Application Book: Rectifier Diodes, Chapter 3; ordering code 939925601001.

[^8]:    ${ }^{8}$ ) Application Book: Thyristor and Triac Power Control Using 61 -series Modules, Chapter 4; ordering code 939926602601.

[^9]:    ${ }^{8}$ ) Application Book: Thyristor and Triac Power Control using 61 -series Modules, Chapter 4; ordering code 939926602601.

[^10]:    ${ }^{9}$ ) AN No. 131: A.C. Static Switch; ordering code 939926063101.

[^11]:    ${ }^{10}$ ) AN No. 200: Smooth Start Circuits for Squirrel Cage Motors; ordering code 939932070001.

[^12]:    ${ }^{11}$ ) AN No. 214 : Single phase controlusing TCA280A trigger IC; ordering code 939912071401.

[^13]:    * conflicting commands

[^14]:    ${ }^{12}$ ) Application Book: Thyristor and Triac Power Control Using 61-series Modules, Chapter 2 ; ordering code 939926602601.

[^15]:    ${ }^{13}$ ) AN No. 155: Truly Synchronous Switches; ordering code 933926065501.

[^16]:    ${ }^{14}$ ) Elektronik, June 1973. J. Dingfelder et al — Ein Triac-Leistungsstellglied für industrielle Anwendungen.

[^17]:    $\left.{ }^{16}\right)$ AN No. 167: Time-proportional Temperature Controller; ordering code 939926066701.

[^18]:    ${ }^{17}$ ) AN No. 142: Time-proportional Controller for Transformer Loads; ordering code 939926064201.

[^19]:    ${ }^{18}$ ) Application Book: Thyristor and Triac Power Control Using 61-series Modules; ordering code 939926602601.
    ${ }^{19}$ ) A1 No. 471: FZ/30-Series Circuit Blocks; ordering code 939932447101.

[^20]:    ${ }^{20}$ ) AI467: Continuous Three-phase Control System for Triacs; ordering code 939925446701.
    ${ }^{21}$ ) Application Book:Thyristor and Triac Power Control using 61-series Modules, Chapter 1; ordering code 939926602601.

[^21]:    ${ }^{22}$ ) VDE 0510/8.70 - Bestimmungen für Akkumulatoren und Akkumulatoren-Anlagen, § 16.
    $\left.{ }^{23}\right)$ AN No. 136: D.C. Voltage Transformer; ordering code 939926063601.
    AN No. 133: D.C. Current Transformer; ordering code 939926063301.

[^22]:    *) Consult battery manufacturer's instructions.

[^23]:    ${ }^{\text {a }}$ ) rating
    ${ }^{\text {b }}$ ) characteristic

